

Spread Spectrum Clock Generator IC

Features

- Supports Clock requirements for Printers
- 48 MHz Spread Spectrum Clock Output
- Reference Clock Output
- Two Spread Bandwidths: -1%, -3%
- Integrated Loop Filter
- 48 MHz External Clock or Cera-Lock Filter Input

- 3.3V operation (2.5V functional)
- 8-pin SOIC Package

Functional Description

The CY27020 clock generator provides a low EMI clock output for printers. It features Spread Spectrum technology, a modulation technique designed specifically for reducing EMI at fundamental frequency and its harmonics.





Table 1. Frequency Table

XIN	SSON	SSSEL	REFOUT	CLKOUT
48.00 MHz	0	0	48.00 MHz	48.00 MHz at -1%
48.00 MHz	0	1	48.00 MHz	48.00 MHz at –3%
48.00 MHz	1	does not matter	48.00 MHz	48.00 MHz (No Spread)



Pin Configuration

Figure 1. 8-Pin SOIC



Pin Description


Pin	Name	I/o	Type ^[1]	Description
1	CLKOUT	0		Fixed Frequency 48.00 MHz Spread Spectrum Clock Output. See Table 1 on page 1 for frequency selections
2	VDD	PWR		3.3V Power Supply
3	VSS	PWR		Common Ground
4	XIN	I		Oscillator Buffer Input. Connect to an external parallel resonant crystal (nominally 48.00 MHz) or externally generated 48 MHz reference clock.
5	XOUT	0		Oscillator Buffer Output. Connect to an external parallel resonant crystal. Do not connect when an externally generated reference clock is applied at XIN.
6	SSSEL	I	PU	Spread Spectrum Bandwidth (BW%) Selection Input. See Table 1 on page 1 for selections.
7	REFOUT	0	_	Buffered Output of XIN.
8	SSON	I	PD	Spread Spectrum Enable Input. When asserted LOW, Spread Spectrum is enabled.

Spread Spectrum Clock Generation (SSCG)

Spread Spectrum Clock Generator (SSCG) is a frequency modulation technique used to reduce electromagnetic interference radiation generated by repetitive digital signals, mainly clocks. A clock accumulates EM energy at its center frequency and its harmonics. Spread Spectrum distributes this energy over a small frequency bandwidth and decreases the peak value of radiated energy over the spectrum. This technique is achieved by modulating the clock around or below the center of its resting frequency by a certain percentage (which also determines the energy distribution bandwidth).

The SSCG function is enabled when SSON pin is asserted low resulting in a spread bandwidth that is down spread by either -1% or -3% selected by SSSEL (see Table 1 on page 1).

. Figure 2. Down Spread



Note

PU = Internal Pull-up, PD = Internal Pull-down.



Absolute Maximum Conditions

Exceeding maximum ratings may shorten the useful life of the device. User guidelines are not tested. $^{[2]}$

 This device contains circuitry to protect the inputs against damage due to high static voltages or electric field; however, care should be taken to avoid application of any voltage higher than the maximum rated voltages to this circuit. For proper operation, V_{in} and V_{out} should be constrained to the range:

 $V_{SS} < (V_{in} \text{ or } V_{out}) < V_{DD}$

Unused inputs must always be tied to an appropriate logic voltage level (either V_{SS} or V_{DD}).

DC Parameters $(V_{DD} = 3.3V \pm 10\%, T_A = 0^{\circ}C \text{ to } +70^{\circ}C)^{[3,4]}$

Parameter	Description	Conditions	Min	Тур	Max	Unit
V _{IL}	Input Low Voltage	SSON, SSSEL			0.8	V
VIH	Input High Voltage		2.2			V
V_{thXIN}	XIN Threshold Voltage		0.3*V _{DD}	0.5*V _{DD}	0.7*V _{DD}	V
I _{IL1}	Input Low Current	SSON# = V _{SS}	- 5	0	5	μΑ
I _{IH1}	Input High Current	SSON# = V _{DD}	3	8	20	μΑ
I _{IL2}	Input Low Current	SSEL = V _{SS}	-36	-16.5	-7.4	μΑ
I _{IH2}	Input High Current	SSEL = V _{DD}	-5	0	5	μΑ
I _{dd3.3V}	Dynamic Supply Current	No Output Load		20	25	mA
V_{OL}	Output Low Voltage	I _{OL} = 4.0 mA			0.4	V
V _{OH}	Output High Voltage	I _{OH} = -4.0 mA	2.4			V
Cin	Input Capacitance	Pins 6 and 8		3	5	pF
Сх	XIN, XOUT Capacitance	Pins 4 and 5		3	5	pF
PU/PD	Pull Up/Pull Down Resistance	SSON, SSSEL	100	200	400	kΩ

AC Parameters

Parameter	Description	Conditions	Min	Тур	Max	Unit
IFR	Input Frequency Range		44	48	52	MHz
	Rise Time ^[5,6]			1	2	ns
t _f	Fall Time ^[5,6]			1	2	ns
BW%	Bandwidth Spread in%	SSON# = 0, SSSEL = 0		– 1		%
BW%	Bandwidth Spread in%	SSON# = 0, SSSEL = 1		-3		%
t _{PU}	Power up to Stable Output ^[7]	All output clocks			3	ms
t _{DC}	Clock Duty Cycle ^[5,7]	CL = 15 pF	45	50	55	%
t _{ccj}	REFOUT Cycle to Cycle jitter ^[5,7]	CL = 15 pF			350	ps
t _{ccj}	CLKOUT Cycle to Cycle jitter ^[5,7]			100	250	ps

Notes

- 2. Multiple Supplies: The Voltage on any input or I/O pin cannot exceed the power pin during power-up. Power supply sequencing is NOT required.
- 3. Although internal pull-down, pull-up resisters have a typical value of 200K (range 100K to 400K).
- 4. In applications if a crystal is used for the input reference clock, refer to crystal manufacturer's specifications for the required crystal load capacitor value.
- 5. Parameters are guaranteed by design and characterization. Not 100% tested in production. All parameters specified with fully loaded outputs. All outputs loaded with 15 pF.
- Measured between 0.1*V_{DD} and 0.9*V_{DD} volts.
- 7. Triggering is done at 1.5V.






Figure 2. Application Schematic^[8,9]

Ordering Information

Part Number	Package Type	Production Flow
CY27020SC	8-Pin SOIC	Commercial, 0°C to +70°C
CY27020SCT	8-Pin SOIC - Tape and Reel	Commercial, 0°C to +70°C
Pb-free		
CY27020SXC	8-Pin SOIC	Commercial, 0°C to +70°C
CY27020SXCT	8-Pin SOIC - Tape and Reel	Commercial, 0°C to +70°C

Notes


8. The circuit shows -1.0% spread. Refer to Table 1 on page 1 for selections.

9. Use crystal or Cera-Lock Filter manufacturer's recommended values for CL1 and CL2 load capacitors.



Package Drawing and Dimension

Figure 3. 8-Pin (150-Mil) SOIC





Document History Page

Document Title: CY27020 Spread Spectrum Clock Generator IC Document Number: 38-07273					
REV.	ECN NO.	Submission Date	Orig. of Change		
**	110661	02/19/02	XHT	New data sheet	
*A	122868	12/21/02	RBI	Add power up requirements to maximum rating information	
*B	279429	See ECN	RGL	Added Lead-free Devices	
*C	2759365	09/02/2009	TSAI	Updated template. Post to external web.	

Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at cypress.com/sales.

Products

PSoC psoc.cypress.com
Clocks & Buffers clocks.cypress.com
Wireless wireless.cypress.com
Memories memory.cypress.com
Image Sensors image.cypress.com

© Cypress Semiconductor Corporation, 2002-2009. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document #: 38-07273 Rev. *C

Revised September 01, 2009

Page 6 of 6