# FemtoClock<sup>®</sup> Crystal-to-3.3V, 2.5V LVPECL Clock Generator

ICS843071I

### **DATA SHEET**

### **General Description**

The ICS8430711 is a Serial ATA (SATA)/Serial Attached SCSI (SAS) Clock Generator. The ICS8430711 uses an 18pF parallel resonant crystal over the range of 20.833MHz - 28.3MHz. For SATA/SAS applications, a 25MHz crystal is used and either 75MHz or 150MHz may be selected with the FREQ\_SEL pin. For 10Gb Fibre Channel applications, a 26.5625MHz crystal is used for 159.375MHz output. The ICS8430711 has excellent <1ps phase jitter performance, over the 12kHz - 20MHz integration range. The ICS8430711 is packaged in a small 8-pin TSSOP, making it ideal for use in systems with limited board space.


### **Features**

- One differential 3.3V or 2.5V LVPECL output
- Crystal oscillator interface,18pF parallel resonant crystal (20.833MHz – 28.3MHz)
- Output frequency range: 62.5MHz 170MHz
- VCO range: 500MHz 680MHz
- RMS phase jitter at 150MHz, using a 25MHz crystal (12kHz – 20MHz): 0.64ps (typical) @ 3.3V output
- RMS phase jitter at 159.375MHz, using a 26.5625MHz crystal (1.875MHz – 20MHz): 0.40ps (typical) @ 3.3V output
- Full 3.3V or 2.5V operating supply
- -40°C to 85°C ambient operating temperature
- Available in both standard (RoHS 5) and lead-free (RoHS 6) packages


### **Common Configuration Table - Serial ATA/Serial Attached SCSI**

	Inputs					
Crystal Frequency (MHz)	FREQ_SEL	М	Ν	Multiplication Value M/N	Output Frequency (MHz)	
25	0	24	4	6	150	
25	1	24	8	3	75	
26.5625	0	24	4	6	159.375	

# **Block Diagram**



# **Pin Assignment**



4.40mm x 3.0mm x 0.925 package body G Package Top View

Number	Name	Ту	pe	Description
1	V <sub>CCA</sub>	Power		Analog supply pin.
2, 3	XTAL_OUT XTAL_IN	Input		Crystal oscillator interface. XTAL_IN is the input, XTAL_OUT is the output.
4	V <sub>EE</sub>	Power		Negative supply pin.
5	FREQ_SEL	Input	Pullup	Frequency select pin. LVCMOS/LVTTL interface levels.
6, 7	nQ, Q	Output		Differential output pair. LVPECL interface levels.
8	V <sub>CC</sub>	Power		Core supply pin.

# Table 1. Pin Descriptions

NOTE: Pullup refers to internal input resistors. See Table 2, Pin Characteristics, for typical values.

# **Table 2. Pin Characteristics**

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
C <sub>IN</sub>	Input Capacitance			4		pF
R <sub>PULLUP</sub>	Input Pullup Resistor			51		kΩ

# **Absolute Maximum Ratings**

NOTE: Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics or AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Item	Rating
Supply Voltage, V <sub>CC</sub>	4.6V
Inputs, V <sub>I</sub>	-0.5V to V <sub>CC</sub> + 0.5V
Outputs, I <sub>O</sub>	
Continuous Current	50mA
Surge Current	100mA
Package Thermal Impedance, $\theta_{JA}$	101.7°C/W (0 mps)
Storage Temperature, T <sub>STG</sub>	-65°C to 150°C

# **DC Electrical Characteristics**

Table 3A. Power Supply DC Characteristics,  $V_{CC} = V_{CCA} = 3.3V \pm 10\%$ ,  $V_{EE} = 0V$ ,  $T_A = -40^{\circ}C$  to  $85^{\circ}C$ 

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>CC</sub>	Core Supply Voltage		3.0	3.3	3.63	V
V <sub>CCA</sub>	Analog Supply Voltage		3.0	3.3	3.63	V
I <sub>CC</sub>	Power Supply Current				96	mA
I <sub>CCA</sub>	Analog Supply Current				12	mA
I <sub>EE</sub>	Power Supply Current				72	mA

### Table 3B. Power Supply DC Characteristics, $V_{CC} = V_{CCA} = 2.5V \pm 5\%$ , $V_{EE} = 0V$ , $T_A = -40^{\circ}C$ to $85^{\circ}C$

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>CC</sub>	Core Supply Voltage		2.375	2.5	2.625	V
V <sub>CCA</sub>	Analog Supply Voltage		2.375	2.5	2.625	V
I <sub>CC</sub>	Power Supply Current				72	mA
I <sub>CCA</sub>	Analog Supply Current				12	mA
I <sub>EE</sub>	Power Supply Current				72	mA

### Table 3C. LVCMOS/LVTTL DC Characteristics, $V_{CC} = V_{CCA} = 3.3V \pm 10\%$ , 2.5V $\pm 5\%$ , $V_{EE} = 0V$ , $T_A = -40^{\circ}C$ to 85°C to 8

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V	Input High Voltage	3.3V	2		V <sub>CC</sub> + 0.3	V
V <sub>IH</sub>	Input High Voltage 2.5V 1.7 Input Low Voltage 3.3V -0.3		V <sub>CC</sub> + 0.3	V		
V		3.3V	-0.3		0.8	V
V <sub>IL</sub>	Input Low Voltage	2.5V	-0.3		0.7	V
I <sub>IH</sub>	Input High Current	V <sub>CC</sub> = V <sub>IN</sub> = 3.63V or 2.625V		5	μA	
IIL	Input Low Current	$V_{CC} = 3.63V \text{ or } 2.625V, V_{IN} = 0V$	-150			μA

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>OH</sub>	Output High Voltage; NOTE 1		V <sub>CC</sub> – 1.4		V <sub>CC</sub> – 0.9	V
V <sub>OL</sub>	Output Low Voltage; NOTE 1		V <sub>CC</sub> – 2.0		V <sub>CC</sub> – 1.7	V
V <sub>SWING</sub>	Peak-to-Peak Output Voltage Swing		0.6		1.0	V

### Table 3D. LVPECL DC Characteristics, $V_{CC} = V_{CCA} = 3.3V \pm 10\%$ , 2.5V $\pm$ 5%, $V_{EE} = 0V$ , $T_A = -40^{\circ}C$ to 85°C

NOTE 1: Outputs termination with 50  $\Omega$  to V\_CC – 2V.

### Table 4. Crystal Characteristics

Parameter	Test Conditions	Minimum	Typical	Maximum	Units
Mode of Oscillation					
Frequency		20.833		28.3	MHz
Equivalent Series Resistance (ESR)				50	Ω
Shunt Capacitance				7	pF
Drive Level				1	mW

# **AC Electrical Characteristics**

Table 5A. AC Characteristics,  $V_{CC} = 3.3V \pm 10\%$ ,  $V_{EE} = 0V$ ,  $T_A = -40^{\circ}C$  to  $85^{\circ}C$ 

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f <sub>OUT</sub>	Output Frequency		62.5		170	MHz
		150MHz, Integration Range: 12kHz – 20MHz		0.64		ps
<i>t</i> jit(Ø)	RMS Phase Jitter,	75MHz, Integration Range: 12kHz – 20MHz		0.64		ps
ijit(©)	Random; NOTE 1	159.375MHz, Integration Range: 1.875MHz – 20MHz		0.64		ps
t <sub>R</sub> / t <sub>F</sub>	Output Rise/Fall Time	20% to 80%	250		500	ps
odc	Output Duty Cycle		48		52	%

NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.

NOTE 1: Please refer to Phase Noise Plots.


### Table 5B. AC Characteristics, $V_{CC} = 2.5V \pm 5\%$ , $V_{EE} = 0V$ , $T_A = -40^{\circ}C$ to $85^{\circ}C$

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
fout	Output Frequency		62.5		170	MHz
fjit(Ø) RMS Phase Jitter,	150MHz, Integration Range: 12kHz – 20MHz		0.94		ps	
	,	75MHz, Integration Range: 12kHz – 20MHz		0.80		ps
ijn(O)	Random; NOTE 1			0.42		ps
t <sub>R</sub> / t <sub>F</sub>	Output Rise/Fall Time	20% to 80%	250		500	ps
odc	Output Duty Cycle		48		52	%

NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.


NOTE 1: Please refer to Phase Noise Plots.

# Typical Phase Noise at 75MHz (3.3V)




ICS843071AGI REVISION B OCTOBER 13, 2010

# Typical Phase Noise at 150MHz (3.3V)




Typical Phase Noise at 159.375MHz (3.3V)




ICS843071AGI REVISION B OCTOBER 13, 2010


# **Parameter Measurement Information**




### 3.3V LVPECL Output Load AC Test Circuit




### **RMS Phase Jitter**



### **Output Rise/Fall Time**



2.5V LVPECL Output Load AC Test Circuit



### Output Duty Cycle/Pulse Width/Period

# **Applications Information**

# **Power Supply Filtering Technique**

As in any high speed analog circuitry, the power supply pins are vulnerable to random noise. To achieve optimum jitter performance, power supply isolation is required. The ICS843071I provides separate power supplies to isolate any high switching noise from the outputs to the internal PLL. V<sub>CC</sub> and V<sub>CCA</sub> should be individually connected to the power supply plane through vias, and 0.01µF bypass capacitors should be used for each pin. *Figure 1* illustrates this for a generic V<sub>CC</sub> pin and also shows that V<sub>CCA</sub> requires that an additional 10 $\Omega$  resistor along with a 10µF bypass capacitor be connected to the V<sub>CCA</sub> pin.




Figure 1. Power Supply Filtering

# **Crystal Input Interface**

The ICS8430711 has been characterized with 18pF parallel resonant crystals. The capacitor values, C1 and C2, shown in *Figure 2* below were determined using an 18pF parallel resonant crystal and were chosen to minimize the ppm error. The optimum C1 and C2 values can be slightly adjusted for different board layouts.




Figure 2. Crystal Input Interface

# **Overdriving the XTAL Interface**

The XTAL\_IN input can accept a single-ended LVCMOS signal through an AC coupling capacitor. A general interface diagram is shown in *Figure 3A*. The XTAL\_OUT pin can be left floating. The maximum amplitude of the input signal should not exceed 2V and the input edge rate can be as slow as 10ns. This configuration requires that the output impedance of the driver (Ro) plus the series resistance (Rs) equals the transmission line impedance. In addition,

matched termination at the crystal input will attenuate the signal in half. This can be done in one of two ways. First, R1 and R2 in parallel should equal the transmission line impedance. For most 50 $\Omega$  applications, R1 and R2 can be 100 $\Omega$ . This can also be accomplished by removing R1 and making R2 50 $\Omega$ . By overdriving the crystal oscillator, the device will be functional, but note, the device performance is guaranteed by using a quartz crystal.




Figure 3A. General Diagram for LVCMOS Driver to XTAL Input Interface




Figure 3B. General Diagram for LVPECL Driver to XTAL Input Interface

# **Termination for 3.3V LVPECL Outputs**

The clock layout topology shown below is a typical termination for LVPECL outputs. The two different layouts mentioned are recommended only as guidelines.

The differential outputs are low impedance follower outputs that generate ECL/LVPECL compatible outputs. Therefore, terminating resistors (DC current path to ground) or current sources must be used for functionality. These outputs are designed to drive  $50\Omega$ 




Figure 4A. 3.3V LVPECL Output Termination

transmission lines. Matched impedance techniques should be used to maximize operating frequency and minimize signal distortion. *Figures 4A and 4B* show two different layouts which are recommended only as guidelines. Other suitable clock layouts may exist and it would be recommended that the board designers simulate to guarantee compatibility across all printed circuit and clock component process variations.




Figure 4B. 3.3V LVPECL Output Termination

# **Termination for 2.5V LVPECL Outputs**

*Figure 5A* and *Figure 5B* show examples of termination for 2.5V LVPECL driver. These terminations are equivalent to terminating  $50\Omega$  to V<sub>CC</sub> – 2V. For V<sub>CC</sub> = 2.5V, the V<sub>CC</sub> – 2V is very close to ground




Figure 5A. 2.5V LVPECL Driver Termination Example




Figure 5C. 2.5V LVPECL Driver Termination Example

level. The R3 in Figure 5B can be eliminated and the termination is shown in *Figure 5C*.




Figure 5B. 2.5V LVPECL Driver Termination Example

# **Power Considerations**

This section provides information on power dissipation and junction temperature for the ICS843071I. Equations and example calculations are also provided.

### 1. Power Dissipation.

The total power dissipation for the ICS843071I is the sum of the core power plus the power dissipated in the load(s). The following is the power dissipation for  $V_{CC}$ = 3.3V + 10% = 3.63V, which gives worst case results.

NOTE: Please refer to Section 3 for details on calculating power dissipated in the load.

- Power (core)<sub>MAX</sub> = V<sub>CC\_MAX</sub> \* I<sub>EE MAX</sub> = 3.63V \* 96mA = 348.5mW
- Power (outputs)<sub>MAX</sub> = 30mW/Loaded Output pair

Total Power\_MAX (3.63V, with all outputs switching) = 348.55mW + 30mW = 378.5mW

### 2. Junction Temperature.

Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad directly affects the reliability of the device. The maximum recommended junction temperature is 125°C. Limiting the internal transistor junction temperature, Tj, to 125°C ensures that the bond wire and bond pad temperature remains below 125°C.

The equation for Tj is as follows: Tj =  $\theta_{JA}$  \* Pd\_total + T<sub>A</sub>

Tj = Junction Temperature

 $\theta_{JA}$  = Junction-to-Ambient Thermal Resistance

Pd\_total = Total Device Power Dissipation (example calculation is in section 1 above)

T<sub>A</sub> = Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance  $\theta_{JA}$  must be used. Assuming a moderate air flow of 1 meter per second and a multi-layer board, the appropriate value is 65°C/W per Table 6 below.

Therefore, Tj for an ambient temperature of 85°C with all outputs switching is:

 $85^{\circ}C + 0.379W * 90.5^{\circ}C/W = 119.3^{\circ}C$ . This is below the limit of  $125^{\circ}C$ .

This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow and the type of board (multi-layer).

### Table 6. Thermal Resistance $\theta_{\text{JA}}$ for 8 Lead TSSOP, Forced Convection

$\theta_{JA}$ vs. Air Flow						
Meters per Second	0	1	2.5			
Multi-Layer PCB, JEDEC Standard Test Boards	101.7°C/W	90.5°C/W	89.8°C/W			

### 3. Calculations and Equations.

The purpose of this section is to calculate the power dissipation for the LVPECL output pair.

LVPECL output driver circuit and termination are shown in *Figure 6*.




Figure 6. LVPECL Driver Circuit and Termination

To calculate worst case power dissipation into the load, use the following equations which assume a 50 $\Omega$  load, and a termination voltage of V<sub>CC</sub> – 2V.

- For logic high,  $V_{OUT}$  =  $V_{OH\_MAX}$  =  $V_{CC\_MAX}$  0.9V  $(V_{CC\_MAX}$   $V_{OH\_MAX})$  = 0.9V
- For logic low,  $V_{OUT} = V_{OL\_MAX} = V_{CC\_MAX} 1.7V$ ( $V_{CC\_MAX} - V_{OL\_MAX}$ ) = 1.7V

Pd\_H is power dissipation when the output drives high.

Pd\_L is the power dissipation when the output drives low.

 $\mathsf{Pd}_{\mathsf{H}} = [(\mathsf{V}_{\mathsf{OH}\_\mathsf{MAX}} - (\mathsf{V}_{\mathsf{CC}\_\mathsf{MAX}} - 2\mathsf{V}))/\mathsf{R}_{\mathsf{L}}] * (\mathsf{V}_{\mathsf{CC}\_\mathsf{MAX}} - \mathsf{V}_{\mathsf{OH}\_\mathsf{MAX}}) = [(2\mathsf{V} - (\mathsf{V}_{\mathsf{CC}\_\mathsf{MAX}} - \mathsf{V}_{\mathsf{OH}\_\mathsf{MAX}}))/\mathsf{R}_{\mathsf{L}}] * (\mathsf{V}_{\mathsf{CC}\_\mathsf{MAX}} - \mathsf{V}_{\mathsf{OH}\_\mathsf{MAX}}) = [(2\mathsf{V} - 0.9\mathsf{V})/50\Omega] * 0.9\mathsf{V} = \mathbf{19.8}\mathsf{mW}$ 

 $\mathsf{Pd}_{L} = [(\mathsf{V}_{\mathsf{OL}\_\mathsf{MAX}} - (\mathsf{V}_{\mathsf{CC}\_\mathsf{MAX}} - 2\mathsf{V}))/\mathsf{R}_{L}] * (\mathsf{V}_{\mathsf{CC}\_\mathsf{MAX}} - \mathsf{V}_{\mathsf{OL}\_\mathsf{MAX}}) = [(2\mathsf{V} - (\mathsf{V}_{\mathsf{CC}\_\mathsf{MAX}} - \mathsf{V}_{\mathsf{OL}\_\mathsf{MAX}}))/\mathsf{R}_{L}] * (\mathsf{V}_{\mathsf{CC}\_\mathsf{MAX}} - \mathsf{V}_{\mathsf{OL}\_\mathsf{MAX}}) = [(2\mathsf{V} - 1.7\mathsf{V})/50\Omega] * 1.7\mathsf{V} = 10.2\mathsf{mW}$ 

Total Power Dissipation per output pair =  $Pd_H + Pd_L = 30mW$ 

# **Reliability Information**

Table 7.  $\theta_{\text{JA}}$  vs. Air Flow Table for a 8 Lead TSSOP


$\theta_{JA}$ vs. Air Flow					
Meters per Second	0	1	2.5		
Multi-Layer PCB, JEDEC Standard Test Boards	101.7°C/W	90.5°C/W	89.8°C/W		

### **Transistor Count**

The transistor count for ICS8430711 is: 1732

# Package Outline and Package Dimensions

Package Outline - G Suffix for 8 Lead TSSOP



### Table 8. Package Dimensions

All Dimensions in Millimeters				
Symbol	Minimum	Maximum		
Ν	8			
Α		1.20		
A1	0.5	0.15		
A2	0.80	1.05		
b	0.19	0.30		
С	0.09	0.20		
D	2.90	3.10		
Е	6.40 Basic			
E1	4.30	4.50		
е	0.65 Basic			
L	0.45	0.75		
α	<b>0</b> °	8°		
aaa		0.10		

Reference Document: JEDEC Publication 95, MO-153

# **Ordering Information**

#### Table 9. Ordering Information

Part/Order Number	Marking	Package	Shipping Packaging	Temperature
843071AGI	071AI	8 Lead TSSOP	Tube	-40°C to 85°C
843071AGIT	071AI	8 Lead TSSOP	2500 Tape & Reel	-40°C to 85°C
843071AGILF	71AIL	"Lead-Free" 8 Lead TSSOP	Tube	-40°C to 85°C
843071AGILFT	71AIL	"Lead-Free" 8 Lead TSSOP	2500 Tape & Reel	-40°C to 85°C

NOTE: Parts that are ordered with an "LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant.

While the information presented herein has been checked for both accuracy and reliability, Integrated Device Technology (IDT) assumes no responsibility for either its use or for the infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial and industrial and industrial applications. Any other applications, such as those requiring high reliability or other extraordinary environmental requirements are not recommended without additional processing by IDT. IDT reserves the right to change any circuitry or specifications without notice. IDT does not authorize or warrant any IDT product for use in life support devices or critical medical instruments.

Rev	Table	Page	Description of Change	Date	
А	Т9	15	Ordering Information Table - added lead-free marking.		
_	T3C	3	2.5V Power Supply Table - Changed 2.5V $\pm$ 10% to 2.5V $\pm$ 5%. V <sub>CC</sub> & V <sub>CCA</sub> - changed 2.25V min./2.75V max. to 2.375V min./2.625V max. Corrected 2.5V throughout the datasheet.		
В		8	Crystal Input Interface - changed C1/C2 capacitor values from 22p/22p to 27p/33p.	6/11/07	
		9	Added LVCMOS to XTAL Interface section.		
	Т9	14	Ordering Information Table - corrected standard marking from 3071A to 071AI.		
В	T3D	4	LVPECL DC Characteristics Table - corrected V <sub>OH</sub> /V <sub>OL</sub> parameters from "Current" to "Voltage" and units from "uA" to "V".		
	T5A, T5B	4	AC Characteristics Table - added thermal note.	10/13/10	
		8	Updated text in Power Supply Filtering Techniques section.	10/10/10	
		9	Updated "Overdriving the Crystal Interface" section. Updated header/footer.		

# **Revision History Sheet**

# We've Got Your Timing Solution



6024 Silver Creek Valley Road San Jose, California 95138

#### Sales

800-345-7015 (inside USA) +408-284-8200 (outside USA) Fax: 408-284-2775 www.IDT.com/go/contactIDT

#### **Technical Support**

netcom@idt.com +480-763-2056

DISCLAIMER Integrated Device Technology, Inc. (IDT) and its subsidiaries reserve the right to modify the products and/or specifications described herein at any time and at IDT's sole discretion. All information in this document, including descriptions of product features and performance, is subject to change without notice. Performance specifications and the operating parameters of the described products are determined in the independent state and are not guaranteed to perform the same way when installed in customer products. The information contained herein is provided without representation or warranty of any kind, whether express or implied, including, but not limited to, the suitability of IDT's products for any particular purpose, an implied warranty of merchantability, or non-infringement of the intellectual property rights of others. This document is presented only as a guide and does not convey any license under intellectual property rights of IDT or any third parties.

IDT's products are not intended for use in life support systems or similar devices where the failure or malfunction of an IDT product can be reasonably expected to significantly affect the health or safety of users. Anyone using an IDT product in such a manner does so at their own risk, absent an express, written agreement by IDT.

Integrated Device Technology, IDT and the IDT logo are registered trademarks of IDT. Other trademarks and service marks used herein, including protected names, logos and designs, are the property of IDT or their respective third party owners.