

### description/ordering information

These 8-bit flip-flops feature 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

	OTIDEI			
T <sub>A</sub>	PACKAGE		ORDERABLE PART NUMBER	TOP-SIDE MARKING
	PDIP – N	Tube	SN74ABT574AN	SN74ABT574AN
	QFN – RGY	Tape and reel	SN74ABT574ARGYR	AB574A
		Tube	SN74ABT574ADW	
	SOIC – DW	Tape and reel	SN74ABT574ADWR	ABT574A
4000 10 0500	SOP – NS	Tape and reel	SN74ABT574ANSR	ABT574A
–40°C to 85°C	SSOP – DB	Tape and reel	SN74ABT574ADBR	AB574A
	TOOOD DW	Tube	SN74ABT574APW	105744
	TSSOP – PW	Tape and reel	SN74ABT574APWR	AB574A
	VFBGA – GQN	Tone and real	SN74ABT574AGQNR	405744
	VFBGA – ZQN (Pb-free)	Tape and reel	SN74ABT574AZQNR	AB574A
	CDIP – J	Tube	SNJ54ABT574J	SNJ54ABT574J
–55°C to 125°C	CFP – W	Tube	SNJ54ABT574W	SNJ54ABT574W
	LCCC – FK	Tube	SNJ54ABT574FK	SNJ54ABT574FK

#### **ORDERING INFORMATION**

<sup>†</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 2003, Texas Instruments Incorporated On products compliant to MIL-PRF-3853s, all parameters are tested unless otherwise noted. On all other products, production processing does not necessarily include testing of all parameters.

SCBS191F - JANUARY 1991 - REVISED SEPTEMBER 2003

### description/ordering information (continued)


The eight flip-flops of the SN54ABT574 and SN74ABT574A are edge-triggered D-type flip-flops. On the positive transition of the clock (CLK) input, the Q outputs are set to the logic levels set up at the data (D) inputs.

A buffered output-enable (OE) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without need for interface or pullup components.

OE does not affect the internal operations of the flip-flops. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down, OE should be tied to V<sub>CC</sub> through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

This device is fully specified for partial-power-down applications using I<sub>off</sub>. The I<sub>off</sub> circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.



OOOO

OOOO

### terminal assignments

	1	2	3	4
Α	1D	OE	V <sub>CC</sub>	1Q
в	3D	3Q	2D	2Q
С	5D	5D 4D		4Q
D	7D	7Q	6D	6Q
Е	GND	8D	CLK	8Q


#### **FUNCTION TABLE** aaah fiin flan'

	•	тпр-тю	7)
	INPUTS	OUTPUT	
OE	CLK	D	Q
L	$\uparrow$	Н	Н
L	$\uparrow$	L	L
L	H or L	Х	Q <sub>0</sub>
Н	х	Х	Z

### logic diagram (positive logic)

D

Е



**To Seven Other Channels** 

Pin numbers shown are for the DB, DW, FK, J, N, NS, PW, RGY, and W packages.



SCBS191F - JANUARY 1991 - REVISED SEPTEMBER 2003

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, V <sub>CC</sub> Input voltage range, V <sub>I</sub> (see Note 1)	
Voltage range applied to any output in the high or power-off state, V <sub>O</sub>	
Current into any output in the low state, I <sub>O</sub> : SN54ABT574	
SN74ABT574A	
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0)	
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0)	
Package thermal impedance, θ <sub>JA</sub> (see Note 2): DB package	70°C/W
(see Note 2): DW package	58°C/W
(see Note 2): GQN/ZQN package	78°C/W
(see Note 2): N package	69°C/W
(see Note 2): NS package	60°C/W
(see Note 2): PW package	83°C/W
(see Note 3): RGY package	37°C/W
Storage temperature range, T <sub>stg</sub>	. −65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

- 2. The package thermal impedance is calculated in accordance with JESD 51-7.
- 3. The package thermal impedance is calculated in accordance with JESD 51-5.

### recommended operating conditions (see Note 4)

			SN54A	BT574	SN74AB	T574A	
			MIN	MAX	MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage		4.5	5.5	4.5	5.5	V
V <sub>IH</sub>	High-level input voltage		2		2		V
V <sub>IL</sub>	Low-level input voltage			0.8		0.8	V
VI	Input voltage		0	$V_{CC}$	0	V <sub>CC</sub>	V
I <sub>OH</sub>	High-level output current			-24		-32	mA
I <sub>OL</sub>	Low-level output current			48		64	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled		5		5	ns/V
T <sub>A</sub>	Operating free-air temperature		-55	125	-40	85	°C

NOTE 4: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.



SCBS191F - JANUARY 1991 - REVISED SEPTEMBER 2003

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	TEAT CONDITIONS				a = 25°C	;	SN54A	BT574	SN74AB	T574A	
PARAMETER		TEST CONDITI	ONS	MIN	TYP <sup>†</sup>	MAX	MIN	MAX	MIN	MAX	UNIT
V <sub>IK</sub>	$V_{CC} = 4.5 V,$	l <sub>l</sub> = –18 mA				-1.2		-1.2		-1.2	V
	$V_{CC} = 4.5 V,$	I <sub>OH</sub> = –3 mA		2.5			2.5		2.5		
	$V_{\rm CC} = 5  \rm V,$	I <sub>OH</sub> = -3 mA		3			3		3		.,
V <sub>OH</sub>	V 45V	I <sub>OH</sub> = -24 mA		2			2				V
	V <sub>CC</sub> = 4.5 V	I <sub>OH</sub> = -32 mA		2*					2		
	V 45V	I <sub>OL</sub> = 48 mA				0.55		0.55			
V <sub>OL</sub>	V <sub>CC</sub> = 4.5 V	I <sub>OL</sub> = 64 mA			0.55*				0.55	V	
V <sub>hys</sub>					100						mV
II.	$V_{CC} = 5.5 V$ ,	V <sub>I</sub> = V <sub>CC</sub> or GN	1D			±1		±1		±1	μA
I <sub>OZH</sub>	$V_{CC} = 5.5 V,$	$V_{O} = 2.7 V$				10 <sup>‡</sup>		10 <sup>‡</sup>		10 <sup>‡</sup>	μA
I <sub>OZL</sub>	$V_{CC} = 5.5 V,$	$V_{O} = 0.5 V$				-10 <sup>‡</sup>		-10 <sup>‡</sup>		-10 <sup>‡</sup>	μA
I <sub>off</sub>	$V_{CC} = 0,$	$V_{\rm I}$ or $V_{\rm O} \le 4.5$ V	V			±100		±500		±100	μA
ICEX	$V_{CC} = 5.5 V,$	V <sub>O</sub> = 5.5 V	Outputs high			50		50		50	μA
I <sub>O</sub> §	$V_{CC} = 5.5 V,$	V <sub>O</sub> = 2.5 V		-50	-100	-180	-50	-180	-50	-180	mA
			Outputs high		1	250		250		250	μA
ICC	$V_{CC} = 5.5 V, I_{C}$ V <sub>1</sub> = V <sub>CC</sub> or G		Outputs low		24	30		30		30	mA
			Outputs disabled		0.5	250		250		250	μA
$\Delta I_{CC}$ ¶	V <sub>CC</sub> = 5.5 V, C Other inputs a	Dne input at 3.4 V, t V <sub>CC</sub> or GND				1.5		1.5		1.5	mA
Ci	V <sub>I</sub> = 2.5 V or 0	.5 V			3.5						pF
Co	$V_0 = 2.5 V \text{ or } 0$	0.5 V			6.5						pF

\* On products compliant to MIL-PRF-38535, this parameter does not apply.

<sup>†</sup> All typical values are at  $V_{CC}$  = 5 V.

<sup>‡</sup> This data-sheet limit may vary among suppliers.

§ Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

<sup>¶</sup> This is the increase in supply current for each input that is at the specified TTL voltage level, rather than V<sub>CC</sub> or GND.

# timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

				SN54A	BT574		
			$V_{CC} = 5 V,$ $T_A = 25^{\circ}C$ MIN MAX		MIN MAX		UNIT
f <sub>clock</sub>	Clock frequency			150		150	MHz
tw	Pulse duration, CLK high or low		3.3		3.3		ns
	Cature time, data hafara Ol K <sup>A</sup>	High	1.5		1.5		
t <sub>su</sub>	Setup time, data before CLK <sup>↑</sup>	Low	2		2		ns
t <sub>h</sub>	Hold time, data after CLK↑	High or low	2		2		ns



SCBS191F - JANUARY 1991 - REVISED SEPTEMBER 2003

# timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

				SN74A	3T574A		
			V <sub>CC</sub> = T <sub>A</sub> = 1	= 5 V, 25°C	/, > MIN M		UNIT
			MIN	MAX			
f <sub>clock</sub>	Clock frequency			150		150	MHz
tw	Pulse duration, CLK high or low		3.3		3.3		ns
	Cature times data hafara OLK <sup>1</sup>	High	1		1		
t <sub>su</sub>	Setup time, data before CLK <sup>↑</sup>	Low	1.5		1.5		ns
t <sub>h</sub>	Hold time, data after CLK $\uparrow$	High or low	1.8†		1.8†		ns

<sup>†</sup> This data-sheet limit may vary among suppliers.

# switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)

				SN	54ABT5	74		
PARAMETER	FROM (INPUT)	TO (OUTPUT)	V. Т,	<sub>CC</sub> = 5 V <sub>A</sub> = 25°C	, ,	MIN	МАХ	UNIT
			MIN	TYP	MAX			
f <sub>max</sub>			150	200		150		MHz
t <sub>PLH</sub>		0	2.2	3.9	6.2	2.2	7	
t <sub>PHL</sub>	CLK	Q	3	4.8	7	3	7.4	ns
t <sub>PZH</sub>	<u>AE</u>	0	1	3.3	5	1	5.8	
t <sub>PZL</sub>	ŌĒ	Q	2.5	4.7	5.9	2.5	7.2	ns
t <sub>PHZ</sub>		0	2.4	4.9	6.2	2.4	7.2	
t <sub>PLZ</sub>	ŌĒ	Q	2	4	5.8	2	6.9	ns


# switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)

				SN7	4 <b>ABT</b> 57	′4A		
PARAMETER	FROM (INPUT)	TO (OUTPUT)	V. T	<sub>CC</sub> = 5 V <sub>A</sub> = 25°C		MIN	МАХ	UNIT
			MIN	TYP	MAX			
f <sub>max</sub>			150	200		150		MHz
t <sub>PLH</sub>		0	2.2	3.9	6.2	2.2	6.8	
t <sub>PHL</sub>	CLK	Q	3	4.8	6.6	3	7.1	ns
t <sub>PZH</sub>	<u>AE</u>	0	1	3.3	4.3	1	5.1	
t <sub>PZL</sub>	ŌĒ	Q	2.1†	4.7	5.9	2.1†	6.7	ns
t <sub>PHZ</sub>	<u>AE</u>		2.4	4.9	6.2	2.4	7	
t <sub>PLZ</sub>	ŌĒ	Q	2	4	5.8	2	6.5	ns

<sup>†</sup> This data-sheet limit may vary among suppliers.



SCBS191F - JANUARY 1991 - REVISED SEPTEMBER 2003



#### PARAMETER MEASUREMENT INFORMATION

NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.
- Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>O</sub> = 50  $\Omega$ , t<sub>r</sub>  $\leq$  2.5 ns, t<sub>f</sub>  $\leq$  2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. All parameters and waveforms are not applicable to all devices.

#### Figure 1. Load Circuit and Voltage Waveforms





www.ti.com

28-Aug-2010

### **PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/ Ball Finish	MSL Peak Temp <sup>(3)</sup>	Samples (Requires Login)
5962-9322001Q2A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	Purchase Samples
5962-9322001QRA	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type	Purchase Samples
5962-9322001QSA	ACTIVE	CFP	W	20	1	TBD	Call TI	N / A for Pkg Type	Purchase Samples
SN74ABT574ADBLE	OBSOLETE	SSOP	DB	20		TBD	Call TI	Call TI	Samples Not Available
SN74ABT574ADBR	ACTIVE	SSOP	DB	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	Purchase Samples
SN74ABT574ADBRE4	ACTIVE	SSOP	DB	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	Purchase Samples
SN74ABT574ADBRG4	ACTIVE	SSOP	DB	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	Purchase Samples
SN74ABT574ADW	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	Contact TI Distributor or Sales Office
SN74ABT574ADWE4	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	Contact TI Distributor or Sales Office
SN74ABT574ADWG4	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	Contact TI Distributor or Sales Office
SN74ABT574ADWR	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	Purchase Samples
SN74ABT574ADWRE4	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	Purchase Samples
SN74ABT574ADWRG4	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	Purchase Samples
SN74ABT574AGQNR	NRND	BGA MICROSTAR JUNIOR	GQN	20	1000	TBD	SNPB	Level-1-240C-UNLIM	Samples Not Available
SN74ABT574AN	ACTIVE	PDIP	Ν	20	20	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	Purchase Samples
SN74ABT574ANE4	ACTIVE	PDIP	Ν	20	20	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	Purchase Samples
SN74ABT574ANSR	ACTIVE	SO	NS	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	Purchase Samples
SN74ABT574ANSRE4	ACTIVE	SO	NS	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	Purchase Samples
SN74ABT574ANSRG4	ACTIVE	SO	NS	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	Purchase Samples



www.ti.com

28-Aug-2010

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/ Ball Finish	MSL Peak Temp <sup>(3)</sup>	Samples (Requires Login)
SN74ABT574APW	ACTIVE	TSSOP	PW	20	70	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	Purchase Samples
SN74ABT574APWE4	ACTIVE	TSSOP	PW	20	70	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	Purchase Samples
SN74ABT574APWG4	ACTIVE	TSSOP	PW	20	70	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	Purchase Samples
SN74ABT574APWLE	OBSOLETE	TSSOP	PW	20		TBD	Call TI	Call TI	Samples Not Available
SN74ABT574APWR	ACTIVE	TSSOP	PW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	Purchase Samples
SN74ABT574APWRE4	ACTIVE	TSSOP	PW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	Purchase Samples
SN74ABT574APWRG4	ACTIVE	TSSOP	PW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	Purchase Samples
SN74ABT574ARGYR	ACTIVE	VQFN	RGY	20	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	Request Free Samples
SN74ABT574ARGYRG4	ACTIVE	VQFN	RGY	20	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	Request Free Samples
SNJ54ABT574FK	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	Contact TI Distributor or Sales Office
SNJ54ABT574J	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type	Contact TI Distributor or Sales Office
SNJ54ABT574W	ACTIVE	CFP	W	20	1	TBD	Call TI	N / A for Pkg Type	Contact TI Distributor or Sales Office

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.



www.ti.com

28-Aug-2010

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN54ABT574 :

Catalog: SN74ABT574

NOTE: Qualified Version Definitions:


• Catalog - TI's standard catalog product


# PACKAGE MATERIALS INFORMATION

www.ti.com


Texas Instruments

### TAPE AND REEL INFORMATION





## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74ABT574ADBR	SSOP	DB	20	2000	330.0	16.4	8.2	7.5	2.5	12.0	16.0	Q1
SN74ABT574ADWR	SOIC	DW	20	2000	330.0	24.4	10.8	13.0	2.7	12.0	24.0	Q1
SN74ABT574AGQNR	BGA MI CROSTA R JUNI OR	GQN	20	1000	330.0	12.4	3.3	4.3	1.5	8.0	12.0	Q1
SN74ABT574ANSR	SO	NS	20	2000	330.0	24.4	8.2	13.0	2.5	12.0	24.0	Q1
SN74ABT574APWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1
SN74ABT574ARGYR	VQFN	RGY	20	3000	330.0	12.4	3.8	4.8	1.6	8.0	12.0	Q1

TEXAS INSTRUMENTS

www.ti.com

# PACKAGE MATERIALS INFORMATION

23-Jul-2010



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74ABT574ADBR	SSOP	DB	20	2000	346.0	346.0	33.0
SN74ABT574ADWR	SOIC	DW	20	2000	346.0	346.0	41.0
SN74ABT574AGQNR	BGA MICROSTAR JUNIOR	GQN	20	1000	346.0	346.0	29.0
SN74ABT574ANSR	SO	NS	20	2000	346.0	346.0	41.0
SN74ABT574APWR	TSSOP	PW	20	2000	346.0	346.0	33.0
SN74ABT574ARGYR	VQFN	RGY	20	3000	346.0	346.0	29.0

J (R-GDIP-T\*\*) 14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

W (R-GDFP-F20)

CERAMIC DUAL FLATPACK



- NOTES: A. All linear dimensions are in inches (millimeters).
  - B. This drawing is subject to change without notice.
  - C. This package can be hermetically sealed with a ceramic lid using glass frit.
  - D. Index point is provided on cap for terminal identification only.
  - E. Falls within Mil-Std 1835 GDFP2-F20



MLCC006B - OCTOBER 1996

### FK (S-CQCC-N\*\*)

#### LEADLESS CERAMIC CHIP CARRIER

28 TERMINAL SHOWN




NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a metal lid.
- D. The terminals are gold plated.
- E. Falls within JEDEC MS-004



GQN (R-PBGA-N20)

PLASTIC BALL GRID ARRAY



A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MO-285 variation BC-2.
- D. This package is tin-lead (SnPb). Refer to the 20 ZQN package (drawing 4204492) for lead-free.



# N (R-PDIP-T\*\*)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- $\triangle$  The 20 pin end lead shoulder width is a vendor option, either half or full width.



DW (R-PDSO-G20)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).


B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-013 variation AC.




## LAND PATTERN



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.





- The Pin 1 identifiers are either a molded, marked, or metal feature.
- F. Package complies to JEDEC MO-241 variation BC.



## THERMAL PAD MECHANICAL DATA

### RGY (R-PVQFN-N20)


### PLASTIC QUAD FLATPACK NO-LEAD

#### THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.






NOTE: All linear dimensions are in millimeters

Exposed Thermal Pad Dimensions

4206353-4/L 08/10





NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat-Pack QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="http://www.ti.com">http://www.ti.com</a>.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.



### PLASTIC SMALL-OUTLINE PACKAGE

#### 0,51 0,35 ⊕0,25⊛ 1,27 8 14 0,15 NOM 5,60 8,20 5,00 7,40 $\bigcirc$ Gage Plane ₽ 0,25 7 1 1,05 0,55 0°-10° Δ 0,15 0,05 Seating Plane — 2,00 MAX 0,10PINS \*\* 14 16 20 24 DIM 10,50 10,50 12,90 15,30 A MAX A MIN 9,90 9,90 12,30 14,70 4040062/C 03/03

NOTES: A. All linear dimensions are in millimeters.

NS (R-PDSO-G\*\*)

**14-PINS SHOWN** 

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



MSSO002E - JANUARY 1995 - REVISED DECEMBER 2001

### DB (R-PDSO-G\*\*)

PLASTIC SMALL-OUTLINE

28 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-150



MTSS001C - JANUARY 1995 - REVISED FEBRUARY 1999

# PW (R-PDSO-G\*\*)

### PLASTIC SMALL-OUTLINE PACKAGE

14 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-153



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DLP® Products	www.dlp.com	Communications and Telecom	www.ti.com/communications
DSP	dsp.ti.com	Computers and Peripherals	www.ti.com/computers
Clocks and Timers	www.ti.com/clocks	Consumer Electronics	www.ti.com/consumer-apps
Interface	interface.ti.com	Energy	www.ti.com/energy
Logic	logic.ti.com	Industrial	www.ti.com/industrial
Power Mgmt	power.ti.com	Medical	www.ti.com/medical
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
RFID	www.ti-rfid.com	Space, Avionics & Defense	www.ti.com/space-avionics-defense
RF/IF and ZigBee® Solutions	www.ti.com/lprf	Video and Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless-apps

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2010, Texas Instruments Incorporated