SN74LV74A-Q1 DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP

SCLS556B - DECEMBER 2003 - REVISED APRIL 2008

- **Qualified for Automotive Applications**
- 2-V to 5.5-V V_{CC} Operation
- Max tpd of 13 ns at 5 V
- Typical V_{OLP} (Output Ground Bounce) <0.8 V at $V_{CC} = 3.3 \text{ V}, T_A = 25^{\circ}\text{C}$
- Typical V_{OHV} (Output V_{OH} Undershoot) >2.3 V at $V_{CC} = 3.3$ V, $T_A = 25$ °C
- **Support Mixed-Mode Voltage Operation on All Ports**
- Ioff Supports Partial-Power-Down Mode Operation
- Latch-Up Performance Exceeds 250 mA Per **JESD 17**
- **ESD Protection Exceeds JESD 22**
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)

(TOP VIEW) 14 🛮 V_{CC} 1CLR 13 2CLR 1D **∏** 1CLK **[**] 3 12 2D 1PRE 14 11 2CLK 10 2PRE 1Q 🛮 1Q 9 2Q 6 8 2Q GND [

D OR PW PACKAGE

description/ordering informationS

This dual positive-edge-triggered D-type flip-flop is designed for 2-V to 5.5-V V_{CC} operation.

A low level at the preset (PRE) or clear (CLR) inputs sets or resets the outputs, regardless of the levels of the other inputs. When PRE and CLR are inactive (high), data at the data (D) inputs meeting the setup-time requirements is transferred to the outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not directly related to the rise time of the clock pulse. Following the hold-time interval, data at the D input can be changed without affecting the levels at the outputs.

This device is fully specified for partial-power-down applications using I_{off}. The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

ORDERING INFORMATION[†]

TA	PACKA	\GE [‡]	ORDERABLE PART NUMBER	TOP-SIDE MARKING
-40°C to 125°C	SOIC - D	Tape and reel	SN74LV74AQDRQ1	LV74A
-40 C to 125 C	TSSOP - PW	Tape and reel	SN74LV74AQPWRQ1	LV74A

[†] For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at http://www.ti.com.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.




[‡] Package drawings, thermal data, and symbolization are available at http://www.ti.com/packaging.

FUNCTION TABLE

	INP	UTS		OUTI	PUTS
PRE	CLR	CLK	D	Q	Q
L	Н	Х	Χ	Н	L
Н	L	X	Χ	L	Н
L	L	X	Χ	н†	H [†]
Н	Н	\uparrow	Н	Н	L
Н	Н	\uparrow	L	L	Н
Н	Н	L	Χ	Q ₀	\overline{Q}_0

[†] This configuration is nonstable; that is, it does not persist when PRE or CLR returns to its inactive (high) level.

logic diagram, each flip-flop (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, V _{CC}	–0.5 V to 7 V
Input voltage range, V _I (see Note 1)	-0.5~V to $7~V$
Voltage range applied to any output in the high-impedance	
or power-off state, V _O (see Note 1)	-0.5 V to 7 V
Output voltage range, VO (see Notes 1 and 2)	to V_{CC} + 0.5 V
Input clamp current, I_{IK} ($V_I < 0$)	–20 mA
Output clamp current, I _{OK} (V _O < 0)	–50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	±25 mA
Continuous current through V _{CC} or GND	±50 mA
Package thermal impedance, θ _{JA} (see Note 3): D package	86°C/W
PW package	113°C/W
Storage temperature range, T _{stq} –	65°C to 150°C

[‡] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.
 - 2. This value is limited to 5.5 V maximum.
 - 3. The package thermal impedance is calculated in accordance with JESD 51-7.



recommended operating conditions (see Note 4)

			MIN	MAX	UNIT
Vcc	Supply voltage		2	5.5	V
		V _{CC} = 2 V	1.5		
V	Himb lavel innerteed to me	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	V _{CC} ×0.7		V
V_{IH}	High-level input voltage	$V_{CC} = 3 \text{ V to } 3.6 \text{ V}$	V _{CC} ×0.7		V
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	V _{CC} ×0.7		
		$V_{CC} = 2 V$		0.5	
V	Law laval input valtage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		$V_{CC} \times 0.3$	V
V_{IL}	Low-level input voltage	$V_{CC} = 3 \text{ V to } 3.6 \text{ V}$		$V_{CC} \times 0.3$	V
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$		$V_{CC} \times 0.3$	
V_{I}	Input voltage		0	5.5	V
٧o	Output voltage		0	VCC	V
		V _{CC} = 2 V		-50	μΑ
1		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		-2	
ІОН	High-level output current	$V_{CC} = 3 \text{ V to } 3.6 \text{ V}$		-6	mA
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$		-12	
		$V_{CC} = 2 V$		50	μΑ
1	Lour loval output ourroat	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		2	
loL	Low-level output current	$V_{CC} = 3 \text{ V to } 3.6 \text{ V}$		6	mA
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$		12	
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		200	
$\Delta t/\Delta v$	Input transition rise or fall rate	$V_{CC} = 3 \text{ V to } 3.6 \text{ V}$		100	ns/V
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$		20	
TA	Operating free-air temperature		-40	125	°C

NOTE 4: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	·	VCC	MIN	TYP	MAX	UNIT	
	I _{OH} = -50 μA		2 V to 5.5 V	V _{CC} -0.1				
.,	$I_{OH} = -2 \text{ mA}$		2.3 V	2			.,	
VOH	$I_{OH} = -6 \text{ mA}$	3 V	2.48			V		
	$I_{OH} = -12 \text{ mA}$		4.5 V	3.8				
	I _{OL} = 50 μA		2 V to 5.5 V			0.1		
	I _{OL} = 2 mA		2.3 V			0.4	0.4	
VOL	I _{OL} = 6 mA		3 V			0.44	V	
	I _{OL} = 12 mA		4.5 V			0.55		
II	V _I = 5.5 V or GND		0 to 5.5 V			±1	μΑ	
Icc	$V_I = V_{CC}$ or GND,	IO = 0	5.5 V			20	μΑ	
l _{off}	V _I or V _O = 0 to 5.5 V		0			5	μΑ	
0.	V _I = V _{CC} or GND		3.3 V		2			
Ci			5 V		2		pF	

SCLS556B - DECEMBER 2003 - REVISED APRIL 2008

timing requirements over recommended operating free-air temperature range, V_{CC} = 2.5 V \pm 0.2 V (unless otherwise noted) (see Figure 1)

	24244575		$T_A = 2$	25°C			
	PARAMETER		MIN	MAX	MIN	MAX	UNIT
	t _W Pulse duration	PRE or CLR low	8		9		
τW		CLK	8		9		ns
		Data	8		9		
t _{su} Se	Setup time before CLK↑	PRE or CLR inactive	7		7		ns
th	Hold time, data after CLK↑		0.5		0.5		ns

timing requirements over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 1)

	DADAMETED		$T_A = 2$	25°C		MAN	
	PARAMETER		MIN	MAX	MIN	MAX	UNIT
	t _W Pulse duration	PRE or CLR low	6		7		
τ _W		CLK	6		7		ns
		Data	6		7		
t _{Su} Setup time before CLK↑	Setup time before CLK	PRE or CLR inactive			5		ns
th	t _h Hold time, data after CLK↑				0.5		ns

timing requirements over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

	DADAMETED		T _A = 2	25°C		MAY			
	PARAMETER		MIN	MAX	MIN	MAX	UNIT		
	t _w Pulse duration	PRE or CLR low	5		5				
t _W Pulse duration	Pulse duration	CLK	5		5		ns		
	Catura tima hafara CLIVA	Data	5		5				
t _{su} Setu	Setup time before CLK↑	PRE or CLR inactive	3		3		ns		
t _h	Hold time, data after CLK↑		0.5		0.5		ns		

switching characteristics over recommended operating free-air temperature range, V_{CC} = 2.5 V \pm 0.2 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	TO (OUTPUT)	LOAD	T _A = 25°C			MIN	MAX	LINUT
	(INPUT)		CAPACITANCE	MIN	TYP	MAX	MIIN	IVIAX	UNIT
f _{max}			C _L = 50 pF	30	70		25		MHz
4 .	PRE or CLR	C: F0 ~F		13	17.4	1	20	no	
^t pd	CLK	Q or Q	$C_L = 50 pF$		14.2	20	1	23	ns

switching characteristics over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	T _A = 25°C			MIN	MAX	UNIT
				MIN	TYP	MAX	IVIIIN	WAX	UNII
f _{max}			C _L = 50 pF	50	90		45		MHz
t _{pd}	PRE or CLR	Q or $\overline{\mathbb{Q}}$	C 50 pF		9.2	15.8	1	18	
	CLK	Q 01 Q	C _L = 50 pF		10.2	15.4	1	18	ns



SN74LV74A-Q1 DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP

SCLS556B - DECEMBER 2003 - REVISED APRIL 2008

switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	T _A = 25°C			MINI	MAV	
				MIN	TYP	MAX	MIN	MAX	UNIT
f _{max}			C _L = 50 pF	90	140		75		MHz
^t pd	PRE or CLR	Q or $\overline{\mathbb{Q}}$	C. 50 pF		6.6	9.7	1	12	
	CLK		C _L = 50 pF		7.2	9.3	1	13	ns

noise characteristics, V_{CC} = 3.3 V, C_L = 50 pF, T_A = 25°C (see Note 5)


	PARAMETER	MIN	TYP	MAX	UNIT
VOL(P)	Quiet output, maximum dynamic V _{OL}		0.1	0.8	V
V _{OL(V)}	Quiet output, minimum dynamic V _{OL}		0	-0.8	V
V _{OH(V)}	Quiet output, minimum dynamic V _{OH}		3.2		V
V _{IH(D)}	High-level dynamic input voltage	2.31			V
V _{IL(D)}	Low-level dynamic input voltage			0.99	V

NOTE 5: Characteristics are for surface-mount packages only.

operating characteristics, $T_A = 25^{\circ}C$

PARAMETER			TEST CONDITIONS			UNIT
C _{pd} Power dissipation capacitance	Daylor dissination conscitores	C _L = 50 pF,	f = 10 MHz	3.3 V	21	pF
	Power dissipation capacitance			5 V	23	

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_Q = 50 \Omega$, $t_f \leq 3$ ns, $t_f \leq 3$ ns.
- D. The outputs are measured one at a time, with one input transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
- F. tpz and tpzH are the same as ten.
- G. t_{PHL} and t_{PLH} are the same as t_{pd} .
- H. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms







i.com 18-Sep-2008

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
SN74LV74AQDRG4Q1	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LV74AQDRQ1	ACTIVE	SOIC	D	14	2500	Pb-Free (RoHS)	CU NIPDAU	Level-2-250C-1 YEAR Level-1-235C-UNLIM
SN74LV74AQPWRG4Q1	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LV74AQPWRQ1	ACTIVE	TSSOP	PW	14	2000	Pb-Free (RoHS)	CU NIPDAU	Level-1-250C-UNLIM

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN74LV74A-Q1:

Enhanced Product: SN74LV74A-EP

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Enhanced Product Supports Defense, Aerospace and Medical Applications

PW (R-PDSO-G**)

14 PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

D (R-PDSO-G14)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 (0,15) per end.
- Body width does not include interlead flash. Interlead flash shall not exceed .017 (0,43) per side.
- E. Reference JEDEC MS-012 variation AB.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products Amplifiers amplifier.ti.com Data Converters dataconverter.ti.com DSP dsp.ti.com Clocks and Timers www.ti.com/clocks Interface interface.ti.com Logic logic.ti.com Power Mgmt power.ti.com Microcontrollers microcontroller.ti.com www.ti-rfid.com RF/IF and ZigBee® Solutions www.ti.com/lprf

Applications	
Audio	www.ti.com/audio
Automotive	www.ti.com/automotive
Broadband	www.ti.com/broadband
Digital Control	www.ti.com/digitalcontrol
Medical	www.ti.com/medical
Military	www.ti.com/military
Optical Networking	www.ti.com/opticalnetwork
Security	www.ti.com/security
Telephony	www.ti.com/telephony
Video & Imaging	www.ti.com/video
Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2008, Texas Instruments Incorporated