

TC3404

+1.8V Low Power, Quad Input, 16-Bit Sigma-Delta A/D Converter with a Power Fault Monitor

Features

- 16-bit Resolution at Eight Conversions Per Second, Adjustable Down to 10-bit Resolution at 512 Conversions Per Second
- 1.8V 5.5V Operation, Low Power Operating 280μA; Sleep: 37μA
- Two Differential and Two Single-ended Inputs with Built-in Multiplexer
- microPort[™] Serial Bus Requires only two Interface Lines
- Uses Internal or External Reference
- · Automatically Enters Sleep Mode when not in use
- Early Warning Power Fail Detector, also suitable as Wake-Up Timer Operational in Shutdown Mode


Applications

- Consumer Electronics, Thermostats, CO Monitors, Humidity Meters, Security Sensors
- Embedded Systems, Data Loggers, Portable Equipment
- Medical Instruments

Device Selection Table

Part Number	Package	Temperature Range
TC3404VPE	16-Pin PDIP (Narrow)	0°C to +85°C
TC3404VQR	16-Pin QSOP Narrow)	0°C to +85°C






General Description

The TC3404 is a low cost, low power analog-to-digital converter based on Microchip's Sigma-Delta technology. It will perform 16-bit conversions (15-bit plus sign) at up to eight per second. The TC3404 is optimized for use as a microcontroller peripheral in low cost, battery operated systems. A voltage reference is included, or an external reference can be used.


The TC3404's 2-wire microPort[™] digital interface is used for starting conversions and for reading out the data. Driving the SCLK line low starts a conversion. After the conversion starts, each additional falling edge (up to six) detected on SCLK for t₄ seconds reduces the A/D resolution by one bit and cuts conversion time in half. After a conversion is completed, clocking the SCLK line puts the MSB through LSB of the resulting data word onto the SDAT line, much like a shift register. The part automatically sleeps when not performing a data conversion.

The TC3404 is available in a 16-Pin PDIP and a 16-Pin QSOP package.

Typical Application



Functional Block Diagram



1.0 ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings*

Supply Voltage	6.0V
Voltage on Pin:	
PFO	GND – 0.3V) to 5.5V
Input Voltage (All Other Pins	s):
(Gl	$ND - 0.3V$) to ($V_{DD} + 0.3V$)
Operating Temperature Ran	nge 0°C to 85°C
Storage Temperature	65°C to +150°C

*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions above those indicated in the operation sections of the specifications is not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

TC3404 DC ELECTRICAL SPECIFICATIONS

Electrical Characteristics: $T_A = 25^{\circ}C$ and $V_{DD} = 2.7V$, unless otherwise specified. **Boldface** type specifications apply for temperatures of 0°C to 85°C. $V_{REF} = 1.25V$, Internal Clock Frequency = 520kHz.

Symbol	Parameter Min		Тур	Max	Unit	Test Conditions
Power Sup	ply					
V _{DD}	Supply Voltage	1.8	—	5.5	V	
I _{DD}	Supply Current, During Data Conversion	_	280	_	μΑ	
IDDSLEEP	Supply Current, Sleep Mode		37	50	μΑ	$T_A = +25^{\circ}C$
		—	46	60	μΑ	
Accuracy						
RES	Resolution	_	16	_	Bits	
INL	Integral Non-Linearity	_	.0038	_	%FSR	V _{DD} = 2.7V
V _{OS}	Offset Error	_	—	±0.9	%FSR	IN+, IN- = 0V
V _{NOISE}	Referred to input	_	60	_	μVrms	
CMR	Common Mode Rejection		75	_	dB	At DC
FSE	Full Scale Error	—	0.4%	_	%FS	
PSRR	Power Supply Rejection Ratio	—	75	_	dB	$V_{DD} = 2.5V$ to 3.5V
INn+						
V _{IN}	Input Voltage	_	—	V _{DD}	V	Note 1
	Absolute Voltage Range on INn	GND	—	V _{DD}	V	
	Input Bias Current		1	100	nA	
C _{IN}	Input Sampling Capacitance	—	2		pF	
R _{IN}	Differential Input Resistance		2.0	_	MΩ	Note 2
REF _{IN,} REF	оит					
V _{REF}	REF _{IN} Voltage Range	0	—	1.25	V	
I _{REF}	REF _{IN} Input Current	_	1		μA	
V _{REFOUT}	REF _{OUT} Voltage		1.193		V	
REF _{SINK}	REF _{OUT} Current Sink Capability		10		μΑ	
REF _{SRC}	REF _{OUT} Current Source Capability 300 — μA					

Note 1: Differential input voltage defined as $(V_{IN} + - V_{IN} -)$.

2: Resistance from INn+ to INn- or INn to GND.

3: $@V_{DD} = 1.8V, I_{SOURCE} \le 200\mu A.$

TC3404 DC ELECTRICAL SPECIFICATIONS (CONTINUED)

Electrical Characteristics: $T_A = 25^{\circ}C$ and $V_{DD} = 2.7V$, unless otherwise specified. **Boldface** type specifications apply for temperatures of 0°C to 85°C. $V_{REF} = 1.25V$, Internal Clock Frequency = 520kHz.

Symbol	Parameter Min Typ		Тур	Max	Unit	Test Conditions
SCLK, A0,	A1, ENABLE					
V _{IL}	Input Low Voltage	—	_	0.3 x V _{DD}	V	
V _{IH}	Input High Voltage	0.7 x V _{DD}	_	_	V	
I _{LEAK}	Leakage Current	—	1		μΑ	
SDAT, PFO						
V _{OL}	Output Low Voltage	—	_	0.4	V	I _{OL} = 1.5mA
V _{OH}	Output High Voltage (SDAT)	0.9 x V _{DD}	_	_	V	I _{SOURCE} = 400μA (Note 3)
V _{DDMIN}	Minimum V _{DD} for PFO Valid	—	1.1	1.3	μΑ	
PFI						
V _{CCPFI}	PFI Input Voltage Range	0	_	V _{DD}	V	
	PFI Input Current	-0.1	.01	0.1	μΑ	
V _{THR}	Threshold (V _{TH} , PFI)	—	1.23	_	V	
	Threshold Hysteresis	—	30	_	mV	
	Threshold Tempco	_	30	_	ppm/°C	

Note 1: Differential input voltage defined as $(V_{IN} + - V_{IN} -)$.

2: Resistance from INn+ to INn- or INn to GND.

3: @ V_{DD} = 1.8V, $I_{SOURCE} \le 200 \mu A$.

TC3404 AC ELECTRICAL SPECIFICATIONS

Electrical Characteristics: $T_A = 25^{\circ}C$ and $V_{DD} = 2.7V$, unless otherwise specified. **Boldface** type specifications apply for temperatures of 0°C to 85°C. $V_{REF} = 1.25V$, Internal Clock Frequency = 520kHz.

Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions
t ₁	Resolution Reduction Clock Width	1	_	-	µsec	Width of SCLK (Negative)
t ₂	Resolution Reduction Clock Width	1	_	_	µsec	Width of SCLK (Positive)
t ₃	Conversion Time (15-bit Plus Sign)	_	125	_	msec	16-bit Conversion, $T_A = 25^{\circ}C$ (Note 1)
	Conversion Time (14-bit Plus Sign)	_	t ₃ /2.0	_	msec	15-bit Conversion
	Conversion Time (13-bit Plus Sign)	_	t ₃ /4.0	_	msec	14-bit Conversion
	Conversion Time (12-bit Plus Sign)	_	t ₃ /7.8	_	msec	13-bit Conversion
	Conversion Time (11-bit Plus Sign)	_	t ₃ /15.1	_	msec	12-bit Conversion
	Conversion Time (10-bit Plus Sign)	_	t ₃ /28.6	_	msec	11-bit Conversion
	Conversion Time (9-bit Plus Sign)	_	t ₃ /51.4	_	msec	10-bit Conversion
t ₄	Resolution Reduction Window	_	t ₃ /85.7	_	msec	Width of SCLK
t ₅	SCLK to Data Valid	1000	—	_	nsec	SCLK Falling Edge to SDAT Valid
t ₆	Address Setup	0	—	_	nsec	Address Valid to SCLK
t ₇	Address Hold	1000	—	_	nsec	SCLK to Address Valid Hold
t ₈	Acknowledge Delay	_	—	1000	nsec	SCLK to SDAT Delay
t ₁₁	RESET Delay	5	—	64	µsec	Delay V _{TH} Falling at 10V/msec to RESET Low

Note 1: Nominal temperature drift is -2830ppm/C° for temperature less than 25°C and -1340ppm/°C for temperatures greater than 25°C.

2.0 PIN DESCRIPTIONS

The descriptions of the pins are listed in Table 2-1.

TABLE 2-1: PIN FUNCTION TABLE

Input channels. This address is latched at the falling edge of the SCLK, which starts an A/D conversion. A1, A0 = 00 = Input 1; 01 = Input 2; 10 = Input 3; 11 = Input 4. 14 A0 Digital Input. Controls analog multiplexer in conjunction with A1 to select one of four Input channels. This address is latched at the falling edge of the SCLK, which starts an A/D conversion. A1, A0 = 00 = Input 1; 01 = Input 2; 10 = Input 3; 11 = Input 4. 15 SCLK Digital Input. This is the microPort™ serial clock input. The TC3404 comes out of Sleep mode and a conversion cycle begins when this pin is driven low. After the conversion starts, each additional falling edge (up to six) detected on SCLK for t ₄ seconds reduces the A/D resolution by one bit. When the conversion is complete, the data word can be shifted out on the SDAT pin by clocking the SCLK pin.	Pin No. (16-Pin PDIP (16-Pin QSOP)	Symbol	Description
input fied internally to GND. See Section 1.0, Electrical Characteristics. 3 IN3+ Analog Input. This is the positive terminal of a true differential input consisting of IN3+ and IN3- Ny _{IN3} = (IN3+ - IN3-). See Section 1.0, Electrical Characteristics. 4 IN3- Analog Input. This is the negative terminal of a true differential input consisting of IN3+ and IN3- V _{IN3} = (IN3+ - IN3-). IN3- can swing to, but not below, ground. See Section 1.0, Electrical Characteristics. 5 IN4+ Analog Input. This is the positive terminal of a true differential input consisting of IN4+ and IN4- V _{IN4} = (IN4+ - IN4-). See Section 1.0, Electrical Characteristics. 6 IN4+ Analog Input. This is the negative terminal of a true differential input consisting of IN4+ and IN4- V _{IN4} = (IN4+ - IN4-) IN4- can swing to, but not below, ground. See Section 1.0, Electrical Characteristics. 7 REF _{IN} Analog Input. The converter's reference voltage is the differential between this pin and ground times two. It may be tidd direcitly to REF _{OUT} or scaled using a resistor divider. Any user supplied reference voltage less than 1.25 may be used in place of REF _{OUT} . 8 GND Ground Terminal. 9 REF _{OUT} Analog Output. The internal reference contects to this pin. It may be scaled externally, and tied to the REF _{IN} input to provide the converter's reference voltage. Care must be taken in connecting external circuitry of this pin. This pin is in a high impedance state during Sleep mode. See Section 1.0, Electrical Characteristics.	1	IN1+	
IN3+ and IN3 V _{N3} = (IN3+ - IN3-). See Section 1.0, Electrical Characteristics. 4 IN3- Analog Input. This is the negative terminal of a true differential input consisting of IN3+ and IN3- V _{N3} = (IN3+ - IN3-) N3- can swing to, but not below, ground. See Section 1.0, Electrical Characteristics. 5 IN4+ Analog Input. This is the positive terminal of a true differential input consisting of IN4+ and IN4 V _{N4} = (IN4+ - IN4-). See Section 1.0, Electrical Characteristics. 6 IN4- Analog Input. This is the negative terminal of a true differential input consisting of IN4+ and IN4 V _{N4} = (IN4+ - IN4-) IN4- can swing to, but not below, ground. See Section 1.0, Electrical Characteristics. 7 REF _{IN} Analog Input. The converter's reference voltage is the differential between this pin and ground times two. It may be tied directly to REF _{OUT} or scaled using a resistor divider. Any user supplied reference voltage less than 1.25 may be used in place of REF _{OUT} . 8 GND Ground Terminal. 9 REF _{OUT} Analog Oputut. The internal reference connects to this pin. It may be scaled externally, and tied to the REF _{IN} input to provide the converter's reference voltage. Care must be taken in connecting external circuitry to this pin. This pin is in a high impedance state during Sleep mode. See Section 1.0, Electrical Characteristics. 10 SDAT Digital Output (push-pull). This is the output of the internal threshold detector. When PF1 is less than the internal reference. PFO is driven low. 11 PFO Digit	2	IN2+	
IN3+ and IN3 V _{IN3} = (IN3+ - IN3-) IN3- can swing to, but not below, ground. See Section 1.0, Electrical Characteristics. 5 IN4+ Analog Input. This is the positive terminal of a true differential input consisting of IN4+ and IN4 V _{IN4} = (IN4+ - IN4-). See Section 1.0, Electrical Characteristics. 6 IN4- Analog Input. This is the negative terminal of a true differential input consisting of IN4+ and IN4 V _{IN4} = (IN4+ - IN4-). See Section 1.0, Electrical Characteristics. 7 REF _{IN} Analog Input. The converter's reference voltage is the differential between this pin and ground times two. It may be tied directly to REF _{OUT} or scaled using a resistor divider. Any user supplied reference voltage less than 1.25 may be used in place of REF _{OUT} 8 GND Ground Terminal. 9 REF _{OUT} Analog Output. The internal reference connects to this pin. It may be scaled externally, and lied to the REF _{IN} input to provide the converter's reference voltage. Care must be taken in connecting external circuitry to this pin. This pin is in a high impedance state during Sleep mode. See Section 1.0, Electrical Characteristics. 10 SDAT Digital Output (push-pull). This is the microPort™ serial data output. SDAT is driven low while the TG3404 is converting data, effectively providing a "busy" signal. After the conversion is complete, every high to low transition on the SCLK pin puts a bit from the resulting data word on the SDAT pin (from MSB to LSB). 11 PFO Digital Output (open	3	IN3+	
IN4+ and IN4 V _{IN4} = (IN4+ – IN4-). See Section 1.0, Electrical Characteristics. 6 IN4- Analog Input. This is the negative terminal of a true differential input consisting of IN4+ and IN4 V _{IN4} = (IN4+ – IN4-) IN4- can swing to, but not below, ground. See Section 1.0, Electrical Characteristics. 7 REF _{IN} Analog Input. The converter's reference voltage is the differential between this pin and ground times two. It may be tied directly to REF _{OUT} or scaled using a resistor divider. Any user supplied reference voltage less than 1.25 may be used in place of REF _{OUT} . 8 GND Ground Terminal. 9 REF _{OUT} Analog Output. The internal reference connects to this pin. It may be scaled externally, and tied to the REF _{IN} input to provide the converter's reference voltage. Care must be taken in connecting external circuitry to this pin. This pin is in a high impedance state during Sleep mode. See Section 1.0, Electrical Characteristics. 10 SDAT Digital Output (push-pull). This is the microPort TM serial data output. SDAT is driven low while the TC3404 is converting data, effectively providing a "busy" signal. After the conversion is complete, every high to low transition on the SCLK pin puts a bit from the resulting data word on the SDAT pin (from MSB to LSB). 11 PFO Digital Output (poen drain). This is the output to the internal comparator used as a threshold detector. When PF1 is less than the internal reference, PFO is driven low. 12 PFI Analog Input. This is the positive input to an internal comparator used as	4	IN3-	IN3+ and IN3 V_{IN3} = (IN3+ – IN3-) IN3- can swing to, but not below, ground.
IN4+ and IN4 V _{IN4} = (IN4+ - IN4-) IN4- can swing to, but not below, ground. See Section 1.0, Electrical Characteristics. 7 REF _{IN} Analog Input. The converter's reference voltage is the differential between this pin and ground times two. It may be tied directly to REF _{OUT} or scaled using a resistor divider. Any user supplied reference voltage less than 1.25 may be used in place of REF _{OUT} . 8 GND Ground Terminal. 9 REF _{OUT} Analog Output. The internal reference connects to this pin. It may be scaled externally, and tied to the REF _{IN} input to provide the converter's reference voltage. Care must be taken in connecting external circuitry to this pin. This pin is in a high impedance state during Sleep mode. See Section 1.0, Electrical Characteristics. 10 SDAT Digital Output (push-pull). This is the microPort™ serial data output. SDAT is driven low while the TC3404 is converting data, effectively providing a "busy" signal. After the conversion is complete, every high to low transition on the SCLK pin puts a bit from the resulting data word on the SDAT pin (from MSB to LSB). 11 PFO Digital Output (open drain). This is the output of the internal threshold detector. When PFI is less than the internal reference. PFO is driven low. 12 PFI Analog Input. This is the positive input to an internal reference. 13 A1 Digital Input. Controls analog multiplexer in conjunction with A1 to select one of four Input channels. This address is latched at the falling edge of the SCLK, which starts an A/D conversion. A1, A0 = 0	5	IN4+	
Image ground times two. It may be tied directly to REF _{OUT} or scaled using a resistor divider. Any user supplied reference voltage less than 1.25 may be used in place of REF _{OUT} . 8 GND Ground Terminal. 9 REF _{OUT} Analog Output. The internal reference connects to this pin. It may be scaled externally, and tied to the REF _{IN} input to provide the converter's reference voltage. Care must be taken in connecting external circuitry to this pin. This pin is in a high impedance state during Sleep mode. See Section 1.0, Electrical Characteristics. 10 SDAT Digital Output (push-pull). This is the microPort TM serial data output. SDAT is driven low while the TC3404 is converting data, effectively providing a "busy" signal. After the conversion is complete, every high to low transition on the SCLK pin puts a bit from the resulting data word on the SDAT pin (from MSB to LSB). 11 PFO Digital Output (open drain). This is the output of the internal reference. 12 PFI Analog Input. This is the positive input to an internal reference. 13 A1 Digital Input. Controls analog multiplexer in conjunction with A0 to select one of four Input channels. This address is latched at the falling edge of the SCLK, which starts an A/D conversion. A1, A0 = 00 = Input 1; 01 = Input 2; 10 = Input 3; 11 = Input 4. 14 A0 Digital Input. Controls analog multiplexer in conjunction with A1 to select one of four Input channels. This address is latched at the falling edge of the SCLK, which starts an A/D conversion. A1, A0 = 00 = Inpu	6	IN4-	IN4+ and IN4 $V_{IN4} = (IN4+ - IN4-)$ IN4- can swing to, but not below, ground.
9 REF _{OUT} Analog Output. The internal reference connects to this pin. It may be scaled externally, and tied to the REF _{IN} input to provide the converter's reference voltage. Care must be taken in connecting external circuitry to this pin. This pin is in a high impedance state during Sleep mode. See Section 1.0, Electrical Characteristics. 10 SDAT Digital Output (push-pull). This is the microPort™ serial data output. SDAT is driven low while the TC3404 is converting data, effectively providing a "busy" signal. After the conversion is complete, every high to low transition on the SCLK pin puts a bit from the resulting data word on the SDAT pin (from MSB to LSB). 11 PFO Digital Output (push-pull). This is the output of the internal threshold detector. When PFI is less than the internal reference, PFO is driven low. 12 PFI Analog Input. This is the positive input to an internal comparator used as a threshold detector. The negative input is teid to an internal reference. 13 A1 Digital Input. Controls analog multiplexer in conjunction with A0 to select one of the four Input channels. This address is latched at the falling edge of the SCLK, which starts an A/D conversion. A1, A0 = 00 = Input 1; 01 = Input 2; 10 = Input 3; 11 = Input 4. 14 A0 Digital Input. This is the microPort™ serial clock input. The TC3404 comes out of Sleep mode and a conversion cycle begins when this pin is driven low. After the conversion starts, each additional falling edge (up to six) detected on SCLK for t4 seconds reduces the A/D resolution by one bit. When the conversion is complete, the data word can be shifted out on the SDAT pin by clocking the SCLK pin.	7	REF _{IN}	ground times two. It may be tied directly to REF _{OUT} or scaled using a resistor divider.
and tied to the REF _{IN} input to provide the converter's reference voltage. Care must be taken in connecting external circuitry to this pin. This pin is in a high impedance state during Sleep mode. See Section 1.0, Electrical Characteristics. 10 SDAT Digital Output (push-pull). This is the microPort™ serial data output. SDAT is driven low while the TC3404 is converting data, effectively providing a "busy" signal. After the conversion is complete, every high to low transition on the SCLK pin puts a bit from the resulting data word on the SDAT pin (from MSB to LSB). 11 PFO Digital Output (open drain). This is the output of the internal threshold detector. When PFI is less than the internal reference, PFO is driven low. 12 PFI Analog Input. This is the positive input to an internal comparator used as a threshold detector. The negative input is tied to an internal reference. 13 A1 Digital Input. Controls analog multiplexer in conjunction with A0 to select one of the four Input channels. This address is latched at the falling edge of the SCLK, which starts an A/D conversion. A1, A0 = 00 = Input 1; 01 = Input 2; 10 = Input 3; 11 = Input 4. 14 A0 Digital Input. This is the microPort™ serial clock input. The TC3404 comes out of Sleep mode and a conversion cycle begins when this pin is driven low. After the conversion starts, each additional falling edge (up to six) detected on SCLK for t ₄ seconds reduces the A/D resolution by one bit. When the conversion is complete, the data word can be shifted out on the SDAT pin by clocking the SCLK pin.	8	GND	Ground Terminal.
while the TC3404 is converting data, effectively providing a "busy" signal. After the conversion is complete, every high to low transition on the SCLK pin puts a bit from the resulting data word on the SDAT pin (from MSB to LSB). 11 PFO Digital Output (open drain). This is the output of the internal threshold detector. When PFI is less than the internal reference, PFO is driven low. 12 PFI Analog Input. This is the positive input to an internal comparator used as a threshold detector. The negative input is tied to an internal reference. 13 A1 Digital Input. Controls analog multiplexer in conjunction with A0 to select one of the four Input channels. This address is latched at the falling edge of the SCLK, which starts an A/D conversion. A1, A0 = 00 = Input 1; 01 = Input 2; 10 = Input 3; 11 = Input 4. 14 A0 Digital Input. Controls analog multiplexer in conjunction with A1 to select one of four Input channels. This address is latched at the falling edge of the SCLK, which starts an A/D conversion. A1, A0 = 00 = Input 1; 01 = Input 2; 10 = Input 3; 11 = Input 4. 15 SCLK Digital Input. This is the microPort™ serial clock input. The TC3404 comes out of Sleep mode and a conversion cycle begins when this pin is driven low. After the conversion starts, each additional falling edge (up to six) detected on SCLK for t ₄ seconds reduces the A/D resolution by one bit. When the conversion is complete, the data word can be shifted out on the SDAT pin by clocking the SCLK pin.	9	REF _{OUT}	and tied to the REF_{IN} input to provide the converter's reference voltage. Care must be taken in connecting external circuitry to this pin. This pin is in a high impedance state
When PFI is less than the internal reference, PFO is driven low. 12 PFI Analog Input. This is the positive input to an internal comparator used as a threshold detector. The negative input is tied to an internal reference. 13 A1 Digital Input. Controls analog multiplexer in conjunction with A0 to select one of the four Input channels. This address is latched at the falling edge of the SCLK, which starts an A/D conversion. A1, A0 = 00 = Input 1; 01 = Input 2; 10 = Input 3; 11 = Input 4. 14 A0 Digital Input. Controls analog multiplexer in conjunction with A1 to select one of four Input channels. This address is latched at the falling edge of the SCLK, which starts an A/D conversion. A1, A0 = 00 = Input 1; 01 = Input 2; 10 = Input 3; 11 = Input 4. 15 SCLK Digital Input. This is the microPort™ serial clock input. The TC3404 comes out of Sleep mode and a conversion cycle begins when this pin is driven low. After the conversion starts, each additional falling edge (up to six) detected on SCLK for t ₄ seconds reduces the A/D resolution by one bit. When the conversion is complete, the data word can be shifted out on the SDAT pin by clocking the SCLK pin.	10	SDAT	while the TC3404 is converting data, effectively providing a "busy" signal. After the conversion is complete, every high to low transition on the SCLK pin puts a bit from the
detector. The negative input is tied to an internal reference. 13 A1 Digital Input. Controls analog multiplexer in conjunction with A0 to select one of the four Input channels. This address is latched at the falling edge of the SCLK, which starts an A/D conversion. A1, A0 = 00 = Input 1; 01 = Input 2; 10 = Input 3; 11 = Input 4. 14 A0 Digital Input. Controls analog multiplexer in conjunction with A1 to select one of four Input channels. This address is latched at the falling edge of the SCLK, which starts an A/D conversion. A1, A0 = 00 = Input 1; 01 = Input 2; 10 = Input 3; 11 = Input 4. 15 SCLK Digital Input. This is the microPort™ serial clock input. The TC3404 comes out of Sleep mode and a conversion cycle begins when this pin is driven low. After the conversion starts, each additional falling edge (up to six) detected on SCLK for t ₄ seconds reduces the A/D resolution by one bit. When the conversion is complete, the data word can be shifted out on the SDAT pin by clocking the SCLK pin.	11	PFO	
Input channels. This address is latched at the falling edge of the SCLK, which starts an A/D conversion. A1, A0 = 00 = Input 1; 01 = Input 2; 10 = Input 3; 11 = Input 4. 14 A0 Digital Input. Controls analog multiplexer in conjunction with A1 to select one of four Input channels. This address is latched at the falling edge of the SCLK, which starts an A/D conversion. A1, A0 = 00 = Input 1; 01 = Input 2; 10 = Input 3; 11 = Input 4. 15 SCLK Digital Input. This is the microPort™ serial clock input. The TC3404 comes out of Sleep mode and a conversion cycle begins when this pin is driven low. After the conversion starts, each additional falling edge (up to six) detected on SCLK for t ₄ seconds reduces the A/D resolution by one bit. When the conversion is complete, the data word can be shifted out on the SDAT pin by clocking the SCLK pin.	12	PFI	
Input channels. This address is latched at the falling edge of the SCLK, which starts an A/D conversion. A1, A0 = 00 = Input 1; 01 = Input 2; 10 = Input 3; 11 = Input 4. 15 SCLK Digital Input. This is the microPort [™] serial clock input. The TC3404 comes out of Sleep mode and a conversion cycle begins when this pin is driven low. After the conversion starts, each additional falling edge (up to six) detected on SCLK for t ₄ seconds reduces the A/D resolution by one bit. When the conversion is complete, the data word can be shifted out on the SDAT pin by clocking the SCLK pin.	13	A1	
mode and a conversion cycle begins when this pin is driven low. After the conversion starts, each additional falling edge (up to six) detected on SCLK for t ₄ seconds reduces the A/D resolution by one bit. When the conversion is complete, the data word can be shifted out on the SDAT pin by clocking the SCLK pin.	14	A0	Input channels. This address is latched at the falling edge of the SCLK, which starts an
	15	SCLK	mode and a conversion cycle begins when this pin is driven low. After the conversion starts, each additional falling edge (up to six) detected on SCLK for t_4 seconds reduces the A/D resolution by one bit. When the conversion is complete, the data word can be
16 V _{DD} Power Supply Input.	16	V _{DD}	Power Supply Input.

3.0 DETAILED DESCRIPTION

The TC3404 has a 16-bit sigma-delta A/D converter. It has two differential single-ended inputs, an analog multiplexer and an early warning Power Fail detector. See the Typical Application circuit and the Functional Block diagram. The key components of the TC3404 are described below.

Also refer to Figure 3-5, A/D Operational Flowchart and the Timing Diagrams, Figure 3-1, Figure 3-2 and Figure 3-3.

3.1 A/D Converter Operation

When the TC3404 is not converting, it is in Sleep mode with both the SCLK and SDAT lines high. An A/D conversion is initiated by a high to low transition on the SCLK line at which time the internal clock of the TC3404 is started and the address value (A0 and A1) is internally latched. The address value steers the analog multiplexer to select the input channel to be converted. Each additional high to low transition of SCLK (following the initial SCLK falling edge) during the time interval t_4 , will decrement the conversion resolution by one bit and reduce the conversion time by one half. The time interval t_4 is referred to as the resolution reduction window. The minimum conversion resolution is 10-bits so any more than 6 SCLK transitions during t_4 will be ignored.

After each high to low transition of SCLK, in the t_4 interval, the SDAT output is driven high by the TC3404 to acknowledge that the resolution has been decremented. When the SCLK returns high or the t_4 interval ends, the SDAT line returns low (see Figure 3-2). When the conversion is complete SDAT is driven high. The TC3404 now enters Sleep mode and the conversion value can be read as a serial data word on the SDAT line.

3.2 Reading the Data Word

After the conversion is complete and SDAT goes high, the conversion value can be clocked serially onto the SDAT line by high to low transitions of the SCLK. The data word is in two's compliment format with the sign bit clocked onto the SDAT line, first followed by the MSB and ending in the LSB. For a 16-bit conversion the data word would consist of a sign bit followed by 15 magnitude bits, Table 3-1 shows the data word versus input voltage for a 16-bit conversion. Note that the full scale input voltage range is \pm (2 REF_{IN} – 1LSB). When REF_{OUT} is fed back directly to REF_{IN}, an LSB is 73µV for a 16-bit conversion, as REF_{OUT} is typically 1.193V.

Figure 3-4 shows typical SCLK and SDAT waveforms for 16, 12 and 10-bit conversions. Note that any complete convert and read cycle requires 17 negative edge clock pulses. The first is the convert command. Then, up to six of these can occur in the resolution reduction window, t_4 , to decrement resolution. The remaining pulses clock out the conversion data word.


TABLE 3-1:DATA CONVERSION WORD
VS. VOLTAGE INPUT
(REFIN = 1.193V)

Data Word	INn+ – INn- (Volts)
0111 1111 1111 1111	2.38596 (Positive Full Scale)
0000 0000 0000 0001	72.8 E -6
0000 0000 0000 0000	0
1111 1111 1111 1111	-72.8 E -6
1000 0000 0000 0001	-2.38596 (Negative Full Scale)
1000 0000 0000 0000	Reserved Code

The SCLK input has a filter which rejects any positive or negative pulse of width less than 50nsec to reduce noise. The rejection width of this pulse can vary between 50nsec and 750nsec depending on processing parameters and supply voltage.

Figure 3-1 and Table 3-2 show information for determining the mode of operation for the TC3401 by recording the value of SDAT for SCLK in a high, then low, then high state. For example, if SCLK goes through a 1-0-1 transition and the corresponding values of SDAT are 1-1-0, then the SCLK falling edge started a new data conversion. A 0-1-0 for SDAT would have indicated a resolution reduction had occurred. This is useful if the microcontroller has a Watchdog Reset or otherwise loses track of where the TC3404 is in the conversion and data readout sequence. The microcontroller can simply transition SCLK until it "finds" a Start Conversion condition.

FIGURE 3-1: SCLK, SDAT LOGIC STATE DIAGRAM







Α	В	С	Status
1	1	0	Start Conversion
0	1	0	Resolution Reduction
х	1	1	Data Transfer
х	0	0	Data Transfer or Busy*


*Note: The code X00 has a dual meaning: Data Transfer or Busy converting. To avoid confusion, the user should send only the required number of pulses for the desired resolution, then wait for SDAT to rise to 1, indicating conversion is complete before clocking SCLK again to read out data bits.














3.3 Power Fail Detector

The Power Fail detector is a comparator in which the inverting input is connected to the internal voltage reference. The non-inverting input is the PFI pin of the TC3404 and the PFO pin is the active low, open drain output. This comparator is suitable as an early warning fail or low battery indicator. In a typical application, where a voltage regulator is being used to supply power to a system, the Power Fail comparator would monitor the input voltage to the regulator while the V_{DD} monitor would measure the output voltage of the regulator. Both PFO and RESET would drive interrupt pins of a microcontroller.


The Power Fail detector may be used as a Wake-up or Watchdog Timer. The Typical Application circuit shows an RC network on PFI with the capacitor tied to a tristated μ C I/O pin. If R4 is 1 M Ω and C2 is 10 μ F, the time constant is roughly ten seconds. The μ C resets the RC network by driving the I/O tied to PFI low and then tristating it. The RC network will ramp to 1.23V in roughly 9 seconds, assuming a V_{BATT} of 3.0V. With PFO tied to a μ C input or interrupt, the μ C will see a low to high transition on PFO when the voltage on PFI exceeds 1.23V. The PFO output is specified to be valid for V_{DD} = 1.3 to 5.5V.

4.0 PACKAGING INFORMATION


4.1 Package Marking Information


Package marking data not available at this time.

4.2 Taping Forms



4.3 Package Dimensions





SALES AND SUPPORT

Data Sheets

Products supported by a preliminary Data Sheet may have an errata sheet describing minor operational differences and recommended workarounds. To determine if an errata sheet exists for a particular device, please contact one of the following:

- 1. 2. Your local Microchip sales office
- The Microchip Corporate Literature Center U.S. FAX: (480) 792-7277
- The Microchip Worldwide Site (www.microchip.com) 3.

Please specify which device, revision of silicon and Data Sheet (include Literature #) you are using.

New Customer Notification System Register on our web site (www.microchip.com/cn) to receive the most current information on our products.

TC3404

NOTES:

Information contained in this publication regarding device applications and the like is intended through suggestion only and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. No representation or warranty is given and no liability is assumed by Microchip Technology Incorporated with respect to the accuracy or use of such information, or infringement of patents or other intellectual property rights arising from such use or otherwise. Use of Microchip's products as critical components in life support systems is not authorized except with express written approval by Microchip. No licenses are conveyed, implicitly or otherwise, under any intellectual property rights.

Trademarks

The Microchip name and logo, the Microchip logo, FilterLab, KEELOQ, microID, MPLAB, PIC, PICmicro, PICMASTER, PICSTART, PRO MATE, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

dsPIC, ECONOMONITOR, FanSense, FlexROM, fuzzyLAB, In-Circuit Serial Programming, ICSP, ICEPIC, microPort, Migratable Memory, MPASM, MPLIB, MPLINK, MPSIM, MXDEV, PICC, PICDEM, PICDEM.net, rfPIC, Select Mode and Total Endurance are trademarks of Microchip Technology Incorporated in the U.S.A.

Serialized Quick Turn Programming (SQTP) is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2002, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.





Microchip received QS-9000 quality system certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona in July 1999 and Mountain View, California in March 2002. The Company's quality system processes and procedures are QS-9000 compliant for its PICmicro® 8-bit MCUs, KEELoo® code hopping devices, Serial EEPROMs, microperipherals, non-volatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001 certified.



WORLDWIDE SALES AND SERVICE

AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: 480-792-7627 Web Address: http://www.microchip.com

Rocky Mountain

2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7966 Fax: 480-792-7456

Atlanta

500 Sugar Mill Road, Suite 200B Atlanta, GA 30350 Tel: 770-640-0034 Fax: 770-640-0307

Boston

2 Lan Drive, Suite 120 Westford, MA 01886 Tel: 978-692-3848 Fax: 978-692-3821

Chicago

333 Pierce Road, Suite 180 Itasca, IL 60143 Tel: 630-285-0071 Fax: 630-285-0075

Dallas

4570 Westgrove Drive, Suite 160 Addison, TX 75001 Tel: 972-818-7423 Fax: 972-818-2924

Detroit

Tri-Atria Office Building 32255 Northwestern Highway, Suite 190 Farmington Hills, MI 48334 Tel: 248-538-2250 Fax: 248-538-2260

Kokomo 2767 S. Albright Road

Kokomo, Indiana 46902 Tel: 765-864-8360 Fax: 765-864-8387

Los Angeles

18201 Von Karman, Suite 1090 Irvine, CA 92612

Tel: 949-263-1888 Fax: 949-263-1338 New York

150 Motor Parkway, Suite 202 Hauppauge, NY 11788 Tel: 631-273-5305 Fax: 631-273-5335

San Jose

Microchip Technology Inc. 2107 North First Street, Suite 590 San Jose, CA 95131 Tel: 408-436-7950 Fax: 408-436-7955

Toronto

6285 Northam Drive, Suite 108 Mississauga, Ontario L4V 1X5, Canada Tel: 905-673-0699 Fax: 905-673-6509

ASIA/PACIFIC

Australia

Microchip Technology Australia Pty Ltd Suite 22, 41 Rawson Street Epping 2121, NSW Australia

Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

China - Beijing Microchip Technology Consulting (Shanghai) Co., Ltd., Beijing Liaison Office Unit 915 Bei Hai Wan Tai Bldg. No. 6 Chaoyangmen Beidajie Beijing, 100027, No. China Tel: 86-10-85282100 Fax: 86-10-85282104

China - Chengdu

Microchip Technology Consulting (Shanghai) Co., Ltd., Chengdu Liaison Office Rm. 2401, 24th Floor, Ming Xing Financial Tower No. 88 TIDU Street Chengdu 610016, China Tel: 86-28-86766200 Fax: 86-28-86766599

China - Fuzhou

Microchip Technology Consulting (Shanghai) Co., Ltd., Fuzhou Liaison Office Unit 28F, World Trade Plaza No. 71 Wusi Road Fuzhou 350001, China Tel: 86-591-7503506 Fax: 86-591-7503521 **China - Shanghai**

Microchip Technology Consulting (Shanghai) Co., Ltd. Room 701, Bldg. B Far East International Plaza No. 317 Xian Xia Road Shanghai, 200051 Tel: 86-21-6275-5700 Fax: 86-21-6275-5060

China - Shenzhen

Microchip Technology Consulting (Shanghai) Co., Ltd., Shenzhen Liaison Office Rm. 1315, 13/F, Shenzhen Kerry Centre, Renminnan Lu Shenzhen 518001, China Tel: 86-755-2350361 Fax: 86-755-2366086

China - Hong Kong SAR

Microchip Technology Hongkong Ltd. Unit 901-6, Tower 2, Metroplaza 223 Hing Fong Road Kwai Fong, N.T., Hong Kong Tel: 852-2401-1200 Fax: 852-2401-3431

India

Microchip Technology Inc. India Liaison Office Divyasree Chambers 1 Floor, Wing A (A3/A4) No. 11, O'Shaugnessey Road Bangalore, 560 025, India Tel: 91-80-2290061 Fax: 91-80-2290062

Japan

Microchip Technology Japan K.K. Benex S-1 6F 3-18-20, Shinyokohama Kohoku-Ku, Yokohama-shi Kanagawa, 222-0033, Japan Tel: 81-45-471-6166 Fax: 81-45-471-6122 Korea Microchip Technology Korea 168-1, Youngbo Bldg. 3 Floor Samsung-Dong, Kangnam-Ku Seoul, Korea 135-882 Tel: 82-2-554-7200 Fax: 82-2-558-5934 Singapore Microchip Technology Singapore Pte Ltd. 200 Middle Road #07-02 Prime Centre Singapore, 188980 Tel: 65-6334-8870 Fax: 65-6334-8850 Taiwan Microchip Technology Taiwan 11F-3, No. 207 Tung Hua North Road Taipei, 105, Taiwan

Tel: 886-2-2717-7175 Fax: 886-2-2545-0139

EUROPE

Denmark

Microchip Technology Nordic ApS Regus Business Centre Lautrup hoj 1-3 Ballerup DK-2750 Denmark Tel: 45 4420 9895 Fax: 45 4420 9910

France

Microchip Technology SARL Parc d'Activite du Moulin de Massy 43 Rue du Saule Trapu Batiment A - ler Etage 91300 Massy, France Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79 Germany

Microchip Technology GmbH Gustav-Heinemann Ring 125 D-81739 Munich, Germany Tel: 49-89-627-144 0 Fax: 49-89-627-144-44 Italy

Microchip Technology SRL Centro Direzionale Colleoni Palazzo Taurus 1 V. Le Colleoni 1 20041 Agrate Brianza Milan, Italy Tel: 39-039-65791-1 Fax: 39-039-6899883

United Kingdom

Microchip Ltd.

505 Eskdale Road Winnersh Triangle Wokingham Berkshire, England RG41 5TU Tel: 44 118 921 5869 Fax: 44-118 921-5820

05/01/02

