## HIGH GRADE Specification HIGH RELIABILITY series



## Supply voltage $1.8 \mathrm{~V} \sim 5.5 \mathrm{~V}$ <br> Operating temperature $-40^{\circ} \mathrm{C} \sim+85^{\circ} \mathrm{C}$ type

BR24L01A-W, BR24L02-W, BR24L04-W, BR24L08-W, BR24L16-W, BR24L32-W, BR24L64-W

- Description

BR24LD먼 series is a serial EEPROM of $\mathrm{I}^{2} \mathrm{C}$ BUS interface method.

## - Features

- Completely conforming to the world standard $\mathrm{I}^{2} \mathrm{C}$ BUS. All controls available by 2 ports of serial clock (SCL) and serial data (SDA)
- Other devices than EEPROM can be connected to the same port, saving microcontroller port
- $1.8 \sim 5.5 \mathrm{~V}^{* 1}$ single power source action most suitable for battery use
- Page write mode useful for initial value write at factory shipment
- Highly reliable connection by Au pad and Au wire
- Auto erase and auto end function at data rewrite
- Low current consumption

$$
\begin{array}{ll}
\text { At write action }(5 \mathrm{~V}) & : 1.2 \mathrm{~mA}(\text { Typ. })^{* 2} \\
\text { At read action }(5 \mathrm{~V}) & : 0.2 \mathrm{~mA}(\text { Typ. }) \\
\text { At standby action }(5 \mathrm{~V}) & : 0.1 \mu \mathrm{~A} \text { (Typ.) }
\end{array}
$$

- Write mistake prevention function

Write (write protect) function added
Write mistake prevention function at low voltage

- SOP8/SOP-J8/SSOP-B8/TSSOP-B8/MSOP8/TSSOP-B8J compact package *3*4
- Data rewrite up to $1,000,000$ times
- Data kept for 40 years
- Noise filter built in SCL / SDA terminal
- Shipment data all address FFh

1 BR24L16-W, BR24L32-W: 1.7~5.5V
*2 BR24L32-W, BR24L64-W: 1.5mA
*3 BR24L32-W: SOP8/SOP-J8/ SSOP-B8/TSSOP-B8
*4 BR24L64-W: SOP8/SOP-J8

Page write

| Number of pages | 8 Byte | 16 Byte | 32 Byte |
| :---: | :---: | :---: | :---: |
| Product number | BR24L01A-W <br> BR24L02-W | BR24L04-W BR24L08-W BR24L16-W | BR24L32-W <br> BR24L64-W |

BR24L series

| Capacity | Bit format | Type | Power source voltage | SOP8 | SOP-J8 | SSOP-B8 | TSSOP-B8 | MSOP8 | TSSOP-B8J |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1Kbit | $128 \times 8$ | BR24L01A-W | $1.8 \sim 5.5 \mathrm{~V}$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
| 2Kbit | $256 \times 8$ | BR24L02-W | $1.8 \sim 5.5 \mathrm{~V}$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
| 4Kbit | $512 \times 8$ | BR24L04-W | $1.8 \sim 5.5 \mathrm{~V}$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
| 8Kbit | $1 \mathrm{~K} \times 8$ | BR24L08-W | $1.8 \sim 5.5 \mathrm{~V}$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
| 16Kbit | $2 \mathrm{~K} \times 8$ | BR24L16-W | $1.7 \sim 5.5 \mathrm{~V}$ | - | - | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | - |
| 32Kbit | $4 \mathrm{~K} \times 8$ | BR24L32-W | $1.7 \sim 5.5 \mathrm{~V}$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |  |  |
| 64Kbit | $8 \mathrm{~K} \times 8$ | BR24L64-W | $1.8 \sim 5.5 \mathrm{~V}$ | $\bigcirc$ | $\bigcirc$ |  |  |  |  |

- Absolute maximum ratings $\left(\mathrm{Ta}=25^{\circ} \mathrm{C}\right)$

| Parameter | Symbol | Limits | Unit |
| :---: | :---: | :---: | :---: |
| Impressed voltage | Vcc | -0.3 ~ +6.5 | V |
| Permissible dissipation | Pd | 450 (SOP8) | mW |
|  |  | 450 (SOP-J8) |  |
|  |  | 300 (ssop-B8) |  |
|  |  | 330 (TSSOP-B8) |  |
|  |  | 310 (MSOP8) |  |
|  |  | 310 (TSSOP-B8J) |  |
| Storage temperature range | Tstg | $-65 \sim+125$ | C |
| Action temperature range | Topr | -40~+85 | C |
| Terminal voltage | - | $-0.3 \sim \mathrm{Vcc}+1.0$ | $\checkmark$ |

When using at $\mathrm{Ta}=25^{\circ} \mathrm{C}$ or higher, 4.5 mW (*1, *2), 3.0 mW (*3), 3.3 mW (*4)
$3.1 \mathrm{~mW}\left(* 5,{ }^{*} 6\right)$ to be reduced per $1^{\circ} \mathrm{C}$

- Electrical characteristics
(Unless otherwise specified, $\mathrm{Ta}=-40 \sim+85^{\circ} \mathrm{C}$, $\mathrm{Vcc}=1.8 \sim 5.5 \mathrm{~V}$ ) ${ }^{*}$


Memory cell characteristics $\left(\mathrm{Ta}=25^{\circ} \mathrm{C}, \mathrm{Vcc}=1.8 \sim 5.5 \mathrm{~V}\right)^{\circ}$

| Parameter | Symbol | Limits | Unit |
| :---: | :---: | :---: | :---: |
| Power source <br> voltage | $\mathrm{Vcc}_{\mathrm{cc}}$ | $1.8 \sim 5.5^{* 1}$ | V |
| Input voltage | VIN | $0 \sim \mathrm{Vcc}$ | V |
| ${ }^{* 1}$ BR24L16/L32-W : 1.7~5.5V |  |  |  |


| Parameter | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: |
|  | Min. | Typ. | Max. |  |
| Number of data rewrite times ${ }^{* 2}$ | 1,000,000 | - | - | Times |
| Data hold years | 40 | - | - | Years |
| OShipment data all address |  | $* 1$ BR24L16/L32-W: 1.7~5.5V*2 Not $100 \%$ TESTED |  |  |

- Action timing characteristics
(Unless otherwise specified, $\mathrm{Ta}=-40 \sim+85^{\circ} \mathrm{C}, \mathrm{Vcc}=1.8 \sim 5.5 \mathrm{~V}$ ) ${ }^{1}$

| Parameter | Symbol | FAST-MODE $2.5 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V}$ |  |  | $\begin{gathered} \text { STANDARD-MODE } \\ 1.8 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V} \\ \hline \end{gathered}$ |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. | Min. | Typ. | Max. |  |
| SCL frequency | fSCL | - | - | 400 | - | - | 100 | kHz |
| Data clock "HIGH" time | tHIGH | 0.6 | - | - | 4.0 | - | - | Hs |
| Data clock "LOW" time | tLow | 1.2 | - | - | 4.7 | - | - | Hs |
| SDA,SCL rise time *2 | tR | - | - | 0.3 | - | - | 1.0 | $\mu \mathrm{s}$ |
| SDA,SCL fall time *2 | tF | - | - | 0.3 | - | - | 0.3 | $\mu \mathrm{s}$ |
| Start condition hold time | tHD:STA | 0.6 | - | - | 4.0 | - | - | Hs |
| Start condition setup time | tSU:STA | 0.6 | - | - | 4.7 | - | - | Hs |
| Input data hold time | thD:DAT | 0 | - | - | 0 | - | - | ns |
| Input data setup time | tSU:DAT | 100 | - | - | 250 | - | - | ns |
| Output data delay time | tPD | 0.1 | - | 0.9 | 0.2 | - | 3.5 | Hs |
| Output data hold time | tDH | 0.1 | - | - | 0.2 | - | - | Hs |
| Stop condition setup time | tSU:STO | 0.6 | - | - | 4.7 | - | - | Hs |
| Bus release time before transfer start | tBUF | 1.2 | - | - | 4.7 | - | - | Hs |
| Internal write cycle time | tWR | - | - | 5 | - | - | 5 | ms |
| Noise removal valid period (SDA,SCL terminal) | t1 | - | - | 0.1 | - | - | 0.1 | Hs |
| WP hold time | tHD:WP | 0 | - | - | 0 | - | - | ns |
| WP setup time | tSU:WP | 0.1 | - | - | 0.1 | - | - | Hs |
| WP valid time | tHIGH:WP | 1.0 | - | - | 1.0 | - | - | Hs |

*1 BR24L16/L32-W
*2 Not $100 \%$ tested
$\square$ FAST-MODE and STANDARD-MODE
FAST-MODE and STANDARD-MODE are of same actions, and mode is not changed. They are distinguished by action speeds. 100 kHz action is called STANDARD-MODE, and 400 kHz action is called FAST-MODE. This action frequency is the maximum action frequency, so 100 kHz clock may be used in FAST-MODE. When power source voltage goes down, action at high speed is not carried out, therefore, at $\mathrm{Vcc}=2.5 \mathrm{~V} \sim 5.5 \mathrm{~V}, 400 \mathrm{kHz}$, namely, action is made in FASTMODE. (Action is made also in STANDARD-MODE) $\mathrm{Vcc}=$ $1.8 \mathrm{~V} \sim 2.5 \mathrm{~V}$ is only action in 100 kHz STANDARD-MODE.

## - Sync data input / output timing




At write execution, in the area from the DO taken clock rise of the first DATA (1), to tWR, set WP = "LOW"
By setting WP "HIGH" in the area, write can be cancelled
When it is set WP = "HIGH" during tWR, write is forcibly ended, and data of address under access is not guaranteed, therefore write it once again.

Fig.1-(e) WP timing at write cancel


Fig. 2 Block diagram

- Pin assignment and description


| Terminal name | Input / output | Function |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | BR24L01A-W | BR24L02-W | BR24L04-W | BR24L08-W | BR24L16-W | BR24L32-W | BR24L64-W |
| Vcc | - | Connect the power source. |  |  |  |  |  |  |
| GND | - | Reference voltage of all input / output, OV |  |  |  |  |  |  |
| A0 | Input | Slave address setting | Slave address setting | Not connected | Not connected | Not connected | Slave address setting | Slave address setting |
| A1 | Input | Slave address setting | Slave address setting | Slave address setting | Not connected | Not connected | Slave address setting | Slave address setting |
| A2 | Input | Slave address setting | Slave address setting | Slave address setting | Slave address setting | Not used | Slave address setting | Slave address setting |
| SCL | Input | Serial clock input |  |  |  |  |  |  |
| SDA | Input/ output | Slave and word address, Serial data input serial data output |  |  |  |  |  |  |
| WP | Input | Write protect terminal |  |  |  |  |  |  |

- Characteristic data (The following values are Typ. ones.)



Fig. 9 Consumption current at write action Icc1 (fscl=400kHz)


Fig. 12 Consumption current at write action Icc1 (fscl=100kHz)


Fig. 15 Standby current ISB


Fig. 18 Data clock "L" time tıow


Fig. 21 Input data hold time thd:DAT(HIGH)


Fig. 10 Consumption current at write action Icc1 (fscl=400kHz)


Fig. 13 Consumption current at write action Icc1 (fscl=100kHz)


Fig. 16 SCL frequency fscl


Fig. 19 Start condition hold time thD:STA


Fig. 22 Input data hold time thd:DAt(LOW)


Fig. 11 Consumption current at read action Icc2 (fscl $=400 \mathrm{kHz}$ )


Fig. 14 Consumption current at read action Icc2


Fig. 17 Data clock "H" time thigh
 Fig. 20 Start condition setup time tsu:STA


Fig. 23 Input data setup time tsu:DAT(HIGH)

## - Characteristic data



Fig. 24 Input data setup time tsu:DAT(LOW)


Fig. 25 "L" output data delay time tpD0


Fig. 26 "L" output data delay time tpD1

Fig. 28 Internal write cycle time twr
Fig. 29 Noise removal valid time $\mathrm{t}_{1}$ (SCL H)


Fig. 32 Noise removal valid time tı (SDA L)



## - I2C BUS communication

$\bigcirc I^{2} \mathrm{C}$ BUS data communication
$1^{2} \mathrm{C}$ BUS data communication starts by start condition input, and ends by stop condition input. Data is always bit long, and acknowledge is always required after each byte.
$I^{2} \mathrm{C}$ BUS carries out data transmission with plural devices connected by 2 communication lines of serial data (SDA) and serial clock (SCL).
Among devices, there are "master" that generates clock and control communication start and end, and "slave" that is controlled by addresses peculiar to devices.
EEPROM becomes "slave". And the device that outputs data to bus during data communication is called "transmitter", and the device that receives data is called "receiver".


Fig. 35 Data transfer timing
Start condition (start bit recognition)

- Before executing each command, start condition (start bit) where SDA goes from "HIGH" down to "LOW" when SCL is "HIGH" is necessary.
- This IC always detects whether SDA and SCL are in start condition (start bit) or not, therefore, unless this condition is satisfied, any command is executed.

O Stop condition (stop bit recognition)

- Each command can be ended by SDA rising from "LOW" to "HIGH" when stop condition (stop bit), namely, SCL is "HIGH"

O Acknowledge (ACK) signal

- This acknowledge (ACK) signal is a software rule to show whether data transfer has been made normally or not. In master and slave, the device ( $\mu$-COM at slave address input of write command, read command, and this IC at data output of read command) at the transmitter (sending) side releases the bus after output of 8bit data.
- The device (this IC at slave address input of write command, read command, and $\mu$-COM at data output of read command) at the receiver (receiving) side sets SDA "LOW" during 9 clock cycles, and outputs acknowledge signal (ACK signal) showing that it has received the 8bit data.
- This IC, after recognizing start condition and slave address (8bit), outputs acknowledge signal (ACK signal) "LOW".
- Each write action outputs acknowledge signal (ACK signal) "LOW", at receiving 8bit data (word address and write data).
- Each read action outputs 8bit data (read data), and detects acknowledge signal (ACK signal) "LOW".
- When acknowledge signal (ACK signal) is detected, and stop condition is not sent from the master ( $\mu$-COM) side, this IC continues data output. When acknowledge signal (ACK signal) is not detected, this IC stops data transfer, and recognizes stop condition (stop bit), and ends read action.
And this IC gets in standby status.


## O Device addressing

- Output slave address after start condition from master.
- The significant 4 bits of slave address are used for recognizing a device type. The device code of this IC is fixed to "1010".
- Next slave addresses (A2 A1 A0 --- device address) are for selecting devices, and plural ones can be used on a same bus according to the number of device addresses.
- The most insignificant bit (R/信--- READ/(VRITE $)$ of slave address is used for designating write or read action, and is as shown below.

Setting $R / \bar{W}$ to 0 --- write (setting 0 to word address setting of random read)
Setting R/W to 1 --- read



PS, P0 ~ P2 are page select bits.
Note) Up to 4 units of BR24L04-W, up to 2 units of BR24L08-W, and one unit of BR24L16-W can be connected.
Device address is set by "H" and "L" of each pin of $\mathrm{A} 0, \mathrm{~A} 1$, and A 2 .

O Write cycle

- Arbitrary data is written to EEPROM. When to write only 1 byte, byte write is normally used, and when to write continuous data of 2 bytes or more, simultaneous write is possible by page write cycle. The maximum number of write bytes is specified per device of each capacity.
Up to 32 arbitrary bytes can be written. (In the case of BR24L32 / L64-W)

*1 As for WA7, BR24L01A-W becomes Don't Care.

Fig. 36 Byte write cycle (BR24L01A/02/04/08/16-W)


Fig. 38 Page write cycle (BR24L01A/02/04/08/16-W)

*1 As for WA12, BR24L32-W becomes Don't care.

- Data is written to the address designated by word address (n-th address).
- By issuing stop bit after 8bit data input, write to memory cell inside starts.
- When internal write is started, command is not accepted for tWR ( 5 ms at maximum).
- By page write cycle, the following can be written in bulk: Up to 8 bytes (BR24L01A-W, BR24L02-W)

$$
\text { Up to } 16 \text { bytes (BR24L04-W, BR24L08-W, BR24L16-W) }
$$

Up to 32 bytes (BR 24L32-W, BR24L64-W)
And when data of the maximum bytes or higher is sent, data from the first byte is overwritten.
(Refer to "Internal address increment" of "Notes on page write cycle" in P8/16.)

- As for page write cycle of BR24L01A-W and BR24L02-W, after the significant 5 bits ( 4 significant bits in BR24L01-W) of word address are designated arbitrarily, and as for page write command of BR24L04-W, BR24L08-W, and BR24L16-W, after page select bit (PS) of slave address is designated arbitrarily, by continuing data input of 2 bytes or more, the address of insignificant 4 bits (insignificant 3 bits in BR24L01A-W, and BR24L02-W) is incremented internally, and data up to 16 bytes (up to 8 bytes in BR24L01A-W and BR24L02-W) can be written.
- As for page write cycle of BR24L32-W and BR24L64-W, after the significant 7 bits (in the case of BR24L32-W) of word address, or the significant 8 bits (in the case of BR24L64-W) of word address are designated arbitrarily, by continuing data input of 2 bytes or more, the address of insignificant 5 bits is incremented internally, and data up to 32 bytes can be written.


ONotes on write cycle continuous input


3 In BR24L08-W, BR24L16-W, A1 becomes P1
*3 In BR24L04-W, AO becomes PS, and in BR24L08-W and BR24L16-W, A0 becomes P0.

Fig. 42 Difference of each type of slave address

ONotes on page write cycle

List of numbers of page write

| Number of <br> pages | 8 Byte | 16 Byte | 32 Byte |
| :---: | :--- | :---: | :---: |
|  | BR24L01A-W | BR24L04-W | BR24L32-W |
| Product <br> number | BR24L02-W | BR24L08-W | BR24L16-W | BR24L64-W

The above numbers are maximum bytes for respective types. Any bytes below these can be written.

In the case of BR24L02-W, 1 page $=8$ bytes, but the page write cycle write time is 5 ms at maximum for 8 byte bulk write.
It does not stand 5 ms at maximum $\times 8$ bytes $=40 \mathrm{~ms}$ (Max.).

O Internal address increment
Page write mode (in the case of BR24L02-W)


Significant bit is fixed.
No digit up
For example, when it is started from address 06h, therefore, increment is made as below,
$06 \mathrm{~h} \rightarrow 07 \mathrm{~h} \rightarrow 00 \mathrm{~h} \rightarrow 01 \mathrm{~h}---$, which please note.

* 06 h --- 06 in hexadecimal, therefore, 00000110 becomes a binary number.
- Write protect function (WP)

When WP terminal is set Vcc (H level), data rewrite of all addresses is prohibited. When it is set GND (L level), data rewrite of all addresses is enabled. Be sure to connect this terminal to Vcc or GND, or control it to H level or L level. Do not use it open.
At extremely low voltage at power ON/OFF, by setting the WP terminal " H ", mistake write can be prevented.
During tWR, set the WP terminal always to "L". If it is set "H", write is forcibly terminated.

ORead cycle
Data of EEPROM is read. In read cycle, there are random read cycle and current read cycle.
Random read cycle is a command to read data by designating address, and is used generally. Current read cycle is a command to read data of internal address register without designating address, and is used when to verify just after write cycle. In both the read cycles, sequential read cycle is available, and the next address data can be read in succession.


Fig. 43 Random read cycle (BR24L01A/02/04/08/16-W)

*1 As for WA12, BR24L32-W become Don't care.

Fig. 44 Random read cycle (BR24L32/64-W)


- In random read cycle, data of designated word address can be read.
- When the command just before current read cycle is random read cycle, current read cycle (each including sequential read cycle), data of incremented last read address ( $n$-th) address, i.e., data of the ( $n+1$ )-th address is output.
- When ACK signal "LOW" after DO is detected, and stop condition is not sent from the master ( $\mu$-COM) side, the next address data can be read in succession.
- Read cycle is ended by stop condition where "H" is input to ACK signal after D0 and SDA signal is started at SCL signal "H".
- When "H" is not input to ACK signal after D0, sequential read gets in, and the next data is output. Therefore, read command cycle cannot be ended. When to end read command cycle, be sure input stop condition to input "H" to ACK signal after D0, and to start SDA at SCL signal "H".
- Sequential read is ended by stop condition where "H" is input to ACK signal after arbitrary D0 and SDA is started at SCL signal "H".

*3 In BR24L04-W, A0 becomes PS, and in BR24L08-W and BR24L16-W, A0 becomes P0.

Fig. 47 Difference of slave address of each type

## Software reset

Software reset is executed when to avoid malfunction after power on, and to reset during command input. Software reset has several kinds, and 3 kinds of them are shown in the figure below. (Refer to Fig. 48 (a), Fig. 48 (b) and Fig. 48 (c).) In dummy clock input area, release the SDA bus ("H" by pull up). In dummy clock area, ACK output and read data "0" (both "L" level) may be output from EEPROM, therefore, if " H " is input forcibly, output may conflict and over current may flow, leading to instantaneous power failure of system power source or influence upon devices.


Fig.48-(a) The case of dummy clock + START + START + command input


Fig.48-(b) The case of START + 9 dummy clocks + START + command input


Fig.48-(c) START $\times 9+$ command input

* Start normal command from START input


## -Acknowledge polling

During internal write execution, all input commands are ignored, therefore ACK is not sent back. During internal automatic write execution after write cycle input, next command (slave address) is sent, and if the first ACK signal sends back "L", then it means end of write action, while if it sends back "H", it means now in writing. By use of acknowledge polling, next command can be executed without waiting for $\mathrm{tWR}=5 \mathrm{~ms}$.
When to write continuously, $R / \bar{W}=0$, when to carry out current read cycle after write, slave address $R / \bar{W}=1$ is sent, and if $A C K$ signal sends back "L", then execute word address input and data output and so forth.


## - WP valid timing (write cancel)

WP is usually fixed to "H" or "L", but when WP is used to cancel write cycle and so forth, pay attention to the following WP valid timing. During write cycle execution, in cancel valid area, by setting WP $=$ " H ", write cycle can be cancelled. In both byte write cycle and page write cycle, the area from the first start condition of command to the rise of clock to taken in D0 of data (in page write cycle, the first byte data) is cancel invalid area.
WP input in this area becomes Don't care. Set the setup time to rise of D0 taken SCL 100ns or more. The area from the rise of SCL to take in D0 to the end of internal automatic write (tWR) is cancel valid area. And, when it is set WP = "H" during tWR, write is ended forcibly, data of address under access is not guaranteed, therefore, write it once again. (Refer to Fig. 50.) After execution of forced end by WP, standby status gets in, so there is no need to wait for tWR ( 5 ms at maximum).


Fig. 50 WP valid timing

## Command cancel by start condition and stop condition

During command input, by continuously inputting start condition and stop condition, command can be cancelled. (Refer to Fig. 51.) However, in ACK output area and during data read, SDA bus may output "L", and in this case, start condition and stop condition cannot be input, so reset is not available. Therefore, execute software reset. And when command is cancelled by start, stop condition, during random read cycle, sequential read cycle, or current read cycle, internal setting address is not determined, therefore, it is not possible to carry out current read cycle in succession. When to carry out read cycle in succession, carry out random read cycle.


Fig. 51 Case of cancel by start, stop condition during slave address input

O Pull up resistance of SDA terminal
SDA is NMOS open drain, so requires pull up resistance. As for this resistance value (RPU), select an appropriate value to this resistance value from microcontroller VIL, IL, and VOL - IOL characteristics of this IC. If RPU is large, action frequency is limited. The smaller the RPU, the larger the consumption current at action.
OMaximum value of RPU
The maximum value of RPU is determined by the following factors.
(1) SDA rise time to be determined by the capacity (CBUS) of bus line of RPU and SDA should be tR or below. And AC timing should be satisfied even when SDA rise time is late.
(2) The bus electric potential(A) to be determined by input leak total (IL) of device connected to bus at output of "H" to SDA bus and RPU should sufficiently secure the input " H " level $(\mathrm{VIH})$ of microcontroller and EEPROM including recommended noise margin 0.2 Vcc .

$$
\begin{aligned}
& \mathrm{V}_{\mathrm{cc}}-\mathrm{ILRPU}-0.2 \mathrm{~V}_{\mathrm{cc}} \geq \mathrm{V}_{\mathrm{IH}} \\
& \therefore \text { Rpu }=\frac{0.8 \mathrm{~V}_{\mathrm{cc}}-\mathrm{V}_{\mathrm{H}}}{\mathrm{LL}} \\
& \text { Ex.) When } \mathrm{V}_{\mathrm{cc}}=3 \mathrm{~V}, \mathrm{IL}=10 \mu \mathrm{~A}, \mathrm{VIH}=0.7 \mathrm{~V}_{\mathrm{cc}}, \\
& \text { from }(2) \\
& \text { Rpu } \leq \frac{0.8 \times 3-0.7 \times 3}{10 \times 10^{-6}} \\
& \leq 300[\mathrm{k}]
\end{aligned}
$$



Fig. 52 I/O circuit diagram

OMinimum value of Rpu
The minimum value of Rpu is determined by the following factors.
(1) When IC outputs LOW, it should be satisfied that VoLmAX $=0.4 \mathrm{~V}$ and Iolmax $=3 \mathrm{~mA}$.

$$
\frac{\mathrm{VcC}-\mathrm{VoL}}{\mathrm{RPU}} \leq \mathrm{IOL} \quad \therefore \mathrm{RPU} \geq \frac{\mathrm{Vcc}-\mathrm{VoL}}{\mathrm{loL}}
$$

(2) VolmAX $=0.4 \mathrm{~V}$ should secure the input "L" level (VIL) of microcontroller and EEPROM including recommended noise margin 0.1 Vcc .

$$
\text { VoLmax } \leq \mathrm{V}_{\text {IL }}-0.1 \mathrm{Vcc}
$$

Ex.) When $\mathrm{Vcc}=3 \mathrm{~V}$, $\mathrm{VOL}=0.4 \mathrm{~V}$, $\mathrm{IOL}=3 \mathrm{~mA}$, microcontroller, $\mathrm{EEPROM} \mathrm{VIL}=0.3 \mathrm{Vcc}$

| From (1), | $\quad \mathrm{Rpu}$ |
| :--- | ---: |$=\frac{3-0.4}{3 \times 10^{-3}}$

Therefore, the condition (2) is satisfied.
Pull up resistance of SCL terminal
When SCL control is made at CMOS output port, there is no need, but in the case there is timing where SCL becomes "Hi-Z", add a pull up resistance. As for the pull up resistance, one of several $k \sim$ several ten $k$ is recommended in consideration of drive performance of output port of microcontroller.
-A0, A1, A2, WP process

OProcess of device address terminals (A0, A1, A2)
Check whether the set device address coincides with device address input sent from the master side or not, and select one among plural devices connected to a same bus. Connect this terminal to pull up or pull down, or Vcc or GND. And, pins (N, C, PIN) not used as device address may be set to any of "H", "L", and "Hi-Z".
$\begin{array}{lll}\text { Types with N.C. PIN } & \text { BR24L16/F/FJ/FV/FVT/FVM/FVJ-W } & \text { A0, A1, A2 } \\ & \text { BR24L08/F/FJ/FV/FVT/FVM/FVJ-W } & \text { A0, A1 }\end{array}$
Process of WP terminal
WP terminal is the terminal that prohibits and permits write in hardware manner. In "H" status, only READ is available and WRITE of all addresses is prohibited. In the case of " L ", both are available. In the case to use it as an ROM, it is recommended to connect it to pull up or Vcc. In the case to use both READ and WRITE, control WP terminal or connect it to pull down or GND.

## - Cautions on microcontroller connection

ORs
In ${ }^{2}$ C BUS, it is recommended that SDA port is of open drain input /output. However, when to use CMOS input / output of tri state to SDA port, insert a series resistance Rs between the pull up resistance Rpu and the SDA terminal of EEPROM. This controls over current that occurs when PMOS of the microcontroller and NMOS of EEPROM are turned ON simultaneously. Rs also plays the role of protection of SDA terminal against surge. Therefore, even when SDA port is open drain input / output, Rs can be used.



Fig. 54 Input / output collision timing

## OMaximum value of Rs

The maximum value of $R s$ is determined by the following relations.
(1) SDA rise time to be determined by the capacity (CBUS) of bus line of Rpu and SDA should be tR or below. And AC timing should be satisfied even when SDA rise time is late.
(2) The bus electric potential (A) to be determined by Rpu and Rs at the moment when EEPROM outputs "L" to SDA bus should sufficiently secure the input "L" level (VIL) of microcontroller including recommended noise margin 0.1 Vcc .


$$
\begin{aligned}
& \frac{(\mathrm{Vcc}-\mathrm{VoL}) \times R s}{R p u+R s}+\mathrm{VoL}^{2}+0.1 \mathrm{Vcc} \leq \mathrm{VIL}^{\mathrm{R}} \\
& \therefore \mathrm{Rs} \leq \frac{\mathrm{V}_{\mathrm{IL}}-\mathrm{Vol}^{-}-1 \mathrm{Vcc}}{1.1 \mathrm{Vcc}-\mathrm{V}_{\mathrm{IL}}} \times \mathrm{RPU}
\end{aligned}
$$

Example) $\mathrm{When} \mathrm{Vcc}=3 \mathrm{~V}, \mathrm{VIL}=0.3 \mathrm{Vcc}, \mathrm{VoL}=0.4 \mathrm{~V}, \mathrm{RPU}=20 \mathrm{k}$,
from (2),

$$
\begin{aligned}
\mathrm{Rs} & \leq \frac{0.3 \times 3-0.4-0.1 \times 3}{1.1 \times 3-0.3 \times 3} \times 20 \times 10^{3} \\
& \leq 1.67[\mathrm{k}]
\end{aligned}
$$

Fig. 55 I/O circuit diagram

## OMinimum value of Rs

The minimum value of Rs is determined by over current at bus collision. When over current flows, noises in power source line, and instantaneous power failure of power source may occur. When allowable over current is defined as I, the following relation must be satisfied. Determine the allowable current in consideration of impedance of power source line in set and so forth. Set the over current to EEPROM 10 mA or below.


Fig. 56 I/O circuit diagram
$\frac{V_{c c}}{R s} \leq 1$

$$
\therefore \mathrm{Rs} \geq \frac{\mathrm{Vcc}}{\mathrm{I}}
$$

Example) When $\mathrm{Vcc}=3 \mathrm{~V}, \mathrm{I}=10 \mathrm{~mA}$,

$$
\begin{aligned}
R s & \geq \frac{3}{10 \times 10^{-3}} \\
& \geq 300[\mathrm{]}
\end{aligned}
$$

- ${ }^{2} \mathrm{C}$ BUS input / output circuit

OInput (AO, A2, SCL)


O Input / output (SDA)


Olnput (A1, WP)


## - Notes on power ON

At power on, in IC internal circuit and set, Vcc rises through unstable low voltage area, and IC inside is not completely reset, and malfunction may occur. To prevent this, functions of POR circuit and LVCC circuit are equipped. To assure the action, observe the following conditions at power on.

1. Set SDA = "H" and SCL = "L" or "H".
2. Start power source so as to satisfy the recommended conditions of tR, tOFF, and Vbot for operating POR circuit.

3. Set SDA and SCL so as not to become "Hi-Z".

When the above conditions 1 and 2 cannot be observed, take the following countermeasures.
a) In the case when the above condition 1 cannot be observed. When SDA becomes "L" at power on. $\rightarrow$ Control SCL and SDA as shown below, to make SCL and SDA, "H" and "H".

b) In the case when the above condition 2 cannot be observed.
$\rightarrow$ After power source becomes stable, execute software reset (P10).
c) In the case when the above conditions 1 and 2 cannot be observed.
$\rightarrow$ Carry out a), and then carry out b).

## - Low voltage malfunction prevention function

LVCC circuit prevents data rewrite action at low power, and prevents wrong write. At LVCC voltage (Typ. $=1.2 \mathrm{~V}$ ) or below, it prevent data rewrite.

## - Vcc noise countermeasures

## OBypass capacitor

When noise or surge gets in the power source line, malfunction may occur, therefore, for removing these, it is recommended to attach a by pass capacitor $(0.1 \mu \mathrm{~F})$ between IC Vcc and GND. At that moment, attach it as close to IC as possible.
And, it is also recommended to attach a bypass capacitor between board Vcc and GND.

## - Cautions on use

(1) Described numeric values and data are design representative values, and the values are not guaranteed.
(2) We believe that application circuit examples are recommendable, however, in actual use, confirm characteristics further sufficiently. In the case of use by changing the fixed number of external parts, make your decision with sufficient margin in consideration of static characteristics and transition characteristics and fluctuations of external parts and our LSI.
(3) Absolute maximum ratings

If the absolute maximum ratings such as impressed voltage and action temperature range and so forth are exceeded, LSI may be destructed. Do not impress voltage and temperature exceeding the absolute maximum ratings. In the case of fear exceeding the absolute maximum ratings, take physical safety countermeasures such as fuses, and see to it that conditions exceeding the absolute maximum ratings should not be impressed to LSI.
(4) GND electric potential

Set the voltage of GND terminal lowest at any action condition. Make sure that each terminal voltage is lower than that of GND terminal.
(5) Thermal design

In consideration of permissible loss in actual use condition, carry out heat design with sufficient margin.
(6) Terminal to terminal shortcircuit and wrong packaging

When to package LSI onto a board, pay sufficient attention to LSI direction and displacement. Wrong packaging may destruct LSI. And in the case of shortcircuit between LSI terminals and terminals and power source, terminal and GND owing to foreign matter, LSI may be destructed.
(7) Use in a strong electromagnetic field may cause malfunction, therefore, evaluate design sufficiently.

- Selection of order type


Package specifications
SOP8/SOP-J8/SSOP-B8/TSSOP-B8/TSSOP-B8J


MSOP8


[^0]The products listed in this catalog are designed to be used with ordinary electronic equipment or devices (such as audio visual equipment, office-automation equipment, communications devices, electrical appliances and electronic toys).
Should you intend to use these products with equipment or devices which require an extremely high level of reliability and the malfunction of which would directly endanger human life (such as medical instruments, transportation equipment, aerospace machinery, nuclear-reactor controllers, fuel controllers and other safety devices), please be sure to consult with our sales representative in advance.

Excellence in Electronics


## ROHM CO., LTD.

21, Saiin Mizosaki-cho, Ukyo-ku, Kyoto
615-8585, Japan
TEL: (075)311-2121 FAX: (075)315-0172
URL http: // www. rohm. com
Published by
Application Engineering Group

Contact us for further information about the products.

Atanta U.S.A. /ROHM ELECTRONICS ATLANTA SALES OFFICE
 TEL:+1(770)754-5972 FAX: +1 (770)754-0691



Termany / ROHM ELECTRONICS GMBH GGERMANY United King +49(2154)9210 FAX: $+49(2154) 921400$ United Kingdom / ROHM LLECTRONCS CRMBH (UK) France $/$ ROHM ELECTRONICS GMBH (FRACE

 Shanghai China ROHM ELECTRONICS (SHANGHAI) CO., LTD. Dalian China /ROHM ELECTRONICS TRADING (DALIAN) CO., LTD.


Beijing China / BEIIING REPRESENTATIVE OFFICE TEL: $+86(10) 8525-2483$ FAX: $+86(10) 8525-2489$
Taiwan /ROHM ELECTRONICS TAIWAN CO
TEL: $+886(2) 2500-6956$ FAX: $+886(2) 2503-2869$ Korea /ROHM ELECTRONICS KOREA CORPORATION TEL: $+82(2) 8182-700$ FAX: $+82(2) 8182-715$
Singapore $/$ ROHM ELECTRONICS ASIA PTE LTD. (RES / REI) TEL: $+65-6332-2322$ FAX: $+65-6332-5662$
Malaysia ROHM EECTRONICS (MALYSIA) SDN. BHD. TEL: +60 (3)7958-8355 FAX: $+60(3) 7958-8377$,
 Thailand /ROHM ELECTRONICS (THAILAND) CO., LTD.

## Notes

- No technical content pages of this document may be reproduced in any form or transmitted by any means without prior permission of ROHM CO.,LTD.
- The contents described herein are subject to change without notice. The specifications for the product described in this document are for reference only. Upon actual use, therefore, please request that specifications to be separately delivered.
- Application circuit diagrams and circuit constants contained herein are shown as examples of standard use and operation. Please pay careful attention to the peripheral conditions when designing circuits and deciding upon circuit constants in the set.
- Any data, including, but not limited to application circuit diagrams information, described herein are intended only as illustrations of such devices and not as the specifications for such devices. ROHM CO.,LTD. disclaims any warranty that any use of such devices shall be free from infringement of any third party's intellectual property rights or other proprietary rights, and further, assumes no liability of whatsoever nature in the event of any such infringement, or arising from or connected with or related to the use of such devices.
- Upon the sale of any such devices, other than for buyer's right to use such devices itself, resell or otherwise dispose of the same, no express or implied right or license to practice or commercially exploit any intellectual property rights or other proprietary rights owned or controlled by
- ROHM CO., LTD. is granted to any such buyer.
- Products listed in this document are no antiradiation design.

The products listed in this document are designed to be used with ordinary electronic equipment or devices (such as audio visual equipment, office-automation equipment, communications devices, electrical appliances and electronic toys).
Should you intend to use these products with equipment or devices which require an extremely high level of reliability and the malfunction of which would directly endanger human life (such as medical instruments, transportation equipment, aerospace machinery, nuclear-reactor controllers, fuel controllers and other safety devices), please be sure to consult with our sales representative in advance.
It is our top priority to supply products with the utmost quality and reliability. However, there is always a chance of failure due to unexpected factors. Therefore, please take into account the derating characteristics and allow for sufficient safety features, such as extra margin, anti-flammability, and fail-safe measures when designing in order to prevent possible accidents that may result in bodily harm or fire caused by component failure. ROHM cannot be held responsible for any damages arising from the use of the products under conditions out of the range of the specifications or due to non-compliance with the NOTES specified in this catalog.

Thank you for your accessing to ROHM product informations.
More detail product informations and catalogs are available, please contact your nearest sales office.

[^1]
[^0]:    The contents described herein are correct as of October, 2005
    The contents described herein are subject to change without notice. For updates of the latest information, please contact and confirm with ROHM CO.,LTD

    - Any part of this application note must not be duplicated or copied without our permission.
    - Application circuit diagrams and circuit constants contained herein are shown as examples of standard use and operation. Please pay careful attention to the peripheral conditions when designing circuits and deciding upon circuit constants in the set.
    - Any data, including, but not limited to application circuit diagrams and information, described herein are intended only as illustrations of such devices and not as the specifications for such devices. ROHM CO.,LTD. disclaims any warranty that any use of such devices shall be free from infringement of any third party's intellectual property rights or other proprietary rights, and further, assumes no liability of whatsoever nature in the event of any such warranty that any use of such devices shall be free from infringement of any third paty
    infringement, or arising from or connected with or related to the use of such devices.
    - Upon the sale of any such devices, other than for buyer's right to use such devices itself, resell or otherwise dispose of the same, implied right or license to practice or commercially exploit any intellectual property rights or other proprietary rights owned or controlled by ROHM CO., LTD. is granted to any such buyer.
    - The products described herein utilize silicon as the main material.
    - The products described herein are not designed to be X ray proof.

[^1]:    Copyright © 2007 ROHM CO.,LTD.
    ROHM CO., LTD. 21, Saiin Mizosaki-cho, Ukyo-ku, Kyoto 615-8585, Japan
    TEL: +81-75-311-2121 FAX : +81-75-315-0172

