

Data sheet acquired from Harris Semiconductor SCHS058C – Revised October 2003

CD4076B Types

CMOS 4-Bit D-Type Registers

High-Voltage Types (20-Volt Rating)

■ CD4076B types are four-bit registers consisting of D-type flip-flops that feature three-state outputs. Data Disable inputs are provided to control the entry of data into the flip-flops. When both Data Disable inputs are low, data at the D inputs are loaded into their respective flip-flops on the next positive transition of the clock input. Output Disable inputs are also provided. When the Output Disable inputs are both low, the normal logic states of the four outputs are available to the load. The outputs are disabled independently of the clock by a high logic level at either Output Disable input, and present a high impedance.

The CD4076B types are supplied in 16-lead hermetic dual-in-line ceramic packages (F3A suffix), 16-lead dual-in-line plastic packages (E suffix), 16-lead small-outline packages (M, M96, MT, and NSR suffixes), and 16-lead thin shrink small-outline packages (PW and PWR suffixes).

Features:


- Three-state outputs
- Input disabled without gating the clock
- Gated output control lines for enabling or disabling the outputs
- Standardized, symmetrical output characteristics
- 100% tested for quiescent current at 20 V
- Maximum input current of 1 μA at 18 V over full package temperature range; 100 nA at 18 V and 25°C
- Noise margin over full package temperature range:

1 V at V_{DD} = 5 V


2 V at V_{DD} = 10 V

2.5 V at V_{DD} = 15 V

- 5-V, 10-V, and 15-V parametric ratings
- Meets all requirements of JEDEC Tentative Standard No. 13B, "Standard Specifications for Description of 'B' Series CMOS Devices"



TERMINAL ASSIGNMENT






Fig.1 — Typical output low (sink) current characteristics.

RECOMMENDED OPERATING CONDITIONS at $T_A = 25^{\circ}$ C, Except as Noted. For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

| CHARACTERISTIC | V _{DD} | L1N | AITS | UNITS | |
|---|-----------------|------|------|-------|--|
| | (V) | Min. | Max. | | |
| Supply Voltage Range (For TA=Full Package Temperature Range) | | 3 | 18 | v | |
| | 5 | 200 | | | |
| Data Setup Time, ts | 10 | 80 | - | ns | |
| · · · · · · · · · · · · · · · · · · · | 15 | 60 | | | |
| | 5 | 200 | - | | |
| Clock Pulse Width, tw | 10 | 100 | - | ns | |
| * ** | 15 | 80 | - | | |
| | 5 | | 3 | | |
| Clock Input Frequency, fc1 | 10 | dc | 6 | MHz | |
| , , , , , | 15 | | 8 | | |
| 12 | 5 | - | 15 | | |
| Clock Input Rise or Fall Time, trCL,tfCL | 10 | _ | 5 | μs | |
| | 15 |] – | 5 | | |
| | 5 | 120 | - | | |
| Reset Pulse Width, tw | 10 | 50 | | ns | |
| ΑΨ | 15 | 40 | · | | |
| | 5 | 180 | _ | | |
| Data Input Disable Setup Time, t _S | 10 | 100 | - | ns | |
| | 15 | 70 | _ | | |




Fig.2 — Minimum output low (sink) current characteristics.




Fig.3 — Typical output high (source) current characteristics.

Copyright © 2003, Texas Instruments Incorporated

CD4076B Types

MAXIMUM RATINGS, Absolute-Maximum Values:

| DC SUPPLY-VOLTAGE RANGE, (VDD) | • |
|--|-------------------------------|
| Voltages referenced to VSS Terminal) | 0.5V to +20V |
| INPUT VOLTAGE RANGE, ALL INPUTS | 0.5V to V _{DD} +0.5V |
| DC INPUT CURRENT, ANY ONE INPUT | |
| POWER DISSIPATION PER PACKAGE (PD): | |
| For T _A = -55°C to +100°C | 500mW |
| For T _A = +100°C to +125°C | |
| DEVICE DISSIPATION PER OUTPUT TRANSISTOR | |
| FOR TA = FULL PACKAGE-TEMPERATURE RANGE (All Package Typ | es)100mW |
| OPERATING-TEMPERATURE RANGE (TA) | 55°C to +125°C |
| STORAGE TEMPERATURE RANGE (Tstg) | 65°C to +150°C |
| LEAD TEMPERATURE (DURING SOLDERING): | |
| At distance 1/16 \pm 1/32 inch (1.59 \pm 0.79mm) from case for 10s max . | +265°C |




Fig.5 — Functional waveforms for CD4076B.





Fig.7 - Typical transition time vs. load capacitance.

Truth Table

| Reset | Clock | | Input sable G2 | ng. Data D | Next State Output O | |
|-------|-------|----------------|----------------------|------------------|------------------------------|-------|
| 1 | Х | x | X | × | 0 | |
| 0 | ô | l â | x | x | ū | NC |
| 0 | | 1 | x | × | a · | NC NC |
| 0 | | X ^r | 1 | × | ۵ | NC |
| 0 | | 0 | 0 | 1 | 1 | |
| 0 | | 0 | 0 | 0. | 0 | |
| 0 | 1 | x | x | × | Q | NC |
| 0 | ~ | × | x | × | o | NC |

When either Output Disable M or N is high, the outputs are disabled (high impedance state), however sequential operation of the flip flops is not affected.

- 1 ≡ High Level 0 ≡ Low Level
- X = Don't Care



Minimum output high (source) current characteristics.




Fig.6 - Typical propagation delay time vs. load capacitance (clock to Q).




Fig.8 - CD4076B logic diagram.

DYNAMIC ELECTRICAL CHARACTERISTICS at $T_A = 25^{\circ}$ C, input $t_r, t_f = 20$ ns, $C_L = 50$ pF, $R_L = 200$ k Ω (Unless otherwise noted)

| CHARACTERISTIC | TEST CONDITIO | | | LIMIT | S | UNITS |
|--|-----------------------|--------------------------|--------------|-------------------------|-------------------|-------|
| | | V _{DD} | Min. | Тур. | Max. | , |
| Propagation Delay Time: Clock to Q Output, tpHL, tpLH | | 5 10 15 | | 300 125 90 | 600 250 180 | |
| Reset, ^t PHL | | 5 10 15 | ٠. | 230 100 75 | 460 200 150 | |
| 3-State Output 1 or 0 to High Impedance, IpHZ, IpLZ | R _L = 1 kΩ | - 5 ∉ 10 15 | ŧ | 1 50 75 60 | 300 150 120 | ns |
| 3-State High Impedance to 1 or 0 Output, tpZH, tpZL | R _L = 1 kΩ | 5 10 15 | | 150 75 60 | 300 150 120 | · |
| Transition Time, t _{THL} t _{TLH} | | 5 10 15 | | 100 50 40 | 200 100 80 | ns |
| Maximum Clock Input Frequency, f _{CL} | | 5 10 15 | 3 6 8 | 6 12 16 | | MHz |
| Minimum Clock Pulse Width, t _W | | 5 10 15 | | 100 50 40 | 200 100 80 | ns |
| Maximum Clock Input Rise or Fall Time, of Ircle Ifcl | | 5 10 15 | 15 5 5 | . 1 1 1 | 1 1 1 | μs - |
| Minimum Reset Pulse With, t _W | | 5 10 15 | | 60 25 20 | 120 50 40 | ns |
| Minimum Data Setup Time, t _S | | 5 10 15 | | 100 40 30 | 200 80 60 | ns |
| Minimum Data Input Disable Setup Time, t _S | | 5 10 15 | - - - | 90 50 35 | 180 100 70 | ns |
| Input Capacitance, CIN | Any Input | - - | | 5 | 7.5 | pF |




Fig.11 - Quiescent device current test circuit.




Fig. 12 - Input voltage test circuit.




Fig. 13 - Input current test circuit.

STATIC ELECTRICAL CHARACTERISTICS

| CHARACTER- | CON | VS | LIMITS AT INDICATED TEMPERATURES (°C) | | | | | | | UNITS | |
|---|----------------|------|---------------------------------------|-------|----------------------------|-------|-------|-------|--|-------|-------|
| ISTIC | V _O | VIN | VDD | -55 | -5540 + 85 +125 | | | | +25 Typ. | Max. | OM112 |
| | (V) : | (V) | (V) | | | | | Min. | | | ļ |
| Quiescent Device Current. | | 0,5 | 5 | 5 | 5 | 150 | 150 | | 0.04 | 5 | |
| IDD Max. | <u> </u> | 0,10 | 10 | 10 | 10 | 300 | 300 | - | 0.04 | 10 | μА |
| | | 0,15 | 15 | 20 | 20 | 600 | 600 | ·, - | 0.04 | 20 | |
| | | 0,20 | 20 | 100 | 100 | 3000 | 3000 | | 0.08 | 100 | |
| Output Low | 0.4 | 0,5 | 5 | 0.64 | 0.61 | 0.42 | 0.36 | 0.51 | 1 | _ | |
| (Sink) Current 101 Min. | 0.5 | 0,10 | 10 | 1.6 | 1.5 | 1.1 | 0.9 | 1.3 | 2.6 |] | [|
| 10E WIII. | 1.5 | 0,15 | 15 | 4.2 | 4 | 2.8 | 2.4 | 34 | 6.8 | |] |
| Output High | 4.6 | 0,5 | 5 | -0.64 | -0.61 | -0.42 | -0.36 | -0.51 | -1 | _ | mA |
| (Source) | 2.5 | 0,5 | 5 | -2 | -1.8 | -1.3 | -1.15 | -1.6 | -3.2 | _ | |
| Current, IOH Min. | 9.5 | 0,10 | 10 | -1.6 | -1.5 | ~1.1 | -0.9 | -1.3 | -2.6 | - | |
| . ОН | 13.5 | 0,15 | 15 | -4.2 | -4 | -2.8 | -2.4 | 3.4 | -6.8 | _ | |
| Output Voltage: | | 0,5 | 5 . | | 0 | .05 | | _ | 0 | ,0.05 | |
| Low Level, VOL Max. | | 0,10 | 10 | | Ō | .05 | | _ | 0 | 0.05 | |
| AOL May | _ | 0,15 | 15 | | 0 | .05 | | _ | 0 | 0.05 | |
| Output Voltage: | _ | 0,5 | 5 | 4.95 | | | | 4.95 | 5 | - | v |
| High-Level, | - | 0,10 | 10 | 9.95 | | | | | 10 | _ | |
| VOH Min. | | 0,15 | 15 | | 14 | .95 | | 14.95 | 15 | _ | |
| Input Low | 0.5, 4.5 | _ | 5 | | ī | .5 | | | | 1.5 | |
| Voltage, | 1, 9 | | 10 | | | 3 | | _ | | 3 | v |
| V _{IL} Max. | 1.5,13.5 | _ | 15 | | | 4 | | - | _ | 4 | |
| Input High | 0.5, 4.5 | | 5 | | 3 | .5 | | 3.5 | - | | |
| Voltage, | 1, 9 | _ | 10 | | | 7 | | 7 | _ | _ | |
| VIH Min. | 1.5,13.5 | - | 15 | | 1 | 1 | | 11 | _ | - | |
| Input Current IIN Max. | | 0,18 | 18 | ±0.1 | ±0.1 | ±1 | ±1 | _ | ±10-5 | ±0.1 | μΑ |
| 3-State Output Leakage Current IOUT Max | 0,18 | 0,18 | 18 | ±0.4 | ±0.4 | ±12 | ±12 | _ | ±10-4 | ±0.4 | μΑ |




Fig.9 — Typical maximum clock input frequency vs. supply voltage.





Fig. 10 — Typical dynamic power dissipation vs. frequency.



Dimensions and pad layout for CD4076BH

Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils (10^{-3}) inch).

28-Aug-2010

PACKAGING INFORMATION

| Orderable Device | Status (1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan ⁽²⁾ | Lead/ Ball Finish | MSL Peak Temp ⁽³⁾ | Samples (Requires Login) |
|------------------|------------|--------------|--------------------|------|-------------|----------------------------|----------------------|------------------------------|---|
| CD4076BE | ACTIVE | PDIP | N | 16 | 25 | Pb-Free (RoHS) | CU NIPDAU | N / A for Pkg Type | Contact TI Distributor or Sales Office |
| CD4076BEE4 | ACTIVE | PDIP | N | 16 | 25 | Pb-Free (RoHS) | CU NIPDAU | N / A for Pkg Type | Contact TI Distributor or Sales Office |
| CD4076BF | ACTIVE | CDIP | J | 16 | 1 | TBD | A42 | N / A for Pkg Type | Purchase Samples |
| CD4076BF3A | ACTIVE | CDIP | J | 16 | 1 | TBD | A42 | N / A for Pkg Type | Purchase Samples |
| CD4076BM | ACTIVE | SOIC | D | 16 | 40 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | Purchase Samples |
| CD4076BME4 | ACTIVE | SOIC | D | 16 | 40 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | Purchase Samples |
| CD4076BMG4 | ACTIVE | SOIC | D | 16 | 40 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | Purchase Samples |
| CD4076BMT | ACTIVE | SOIC | D | 16 | 250 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | Purchase Samples |
| CD4076BMTE4 | ACTIVE | SOIC | D | 16 | 250 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | Purchase Samples |
| CD4076BMTG4 | ACTIVE | SOIC | D | 16 | 250 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | Purchase Samples |
| CD4076BPW | ACTIVE | TSSOP | PW | 16 | 90 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | Purchase Samples |
| CD4076BPWE4 | ACTIVE | TSSOP | PW | 16 | 90 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | Purchase Samples |
| CD4076BPWG4 | ACTIVE | TSSOP | PW | 16 | 90 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | Purchase Samples |

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

TBD: The Pb-Free/Green conversion plan has not been defined.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.



PACKAGE OPTION ADDENDUM

28-Aug-2010

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL. Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF CD4076B, CD4076B-MIL:

Catalog: CD4076B

Military: CD4076B-MIL

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications

14 LEADS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN




- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



D (R-PDS0-G16)

PLASTIC SMALL-OUTLINE PACKAGE




- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 (0,15) per end.
- Body width does not include interlead flash. Interlead flash shall not exceed .017 (0,43) per side.
- E. Reference JEDEC MS-012 variation AC.



D (R-PDSO-G16)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



PW (R-PDSO-G**)

14 PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.


B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

PW (R-PDSO-G16)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

| Products | | Applications | |
|-----------------------------|------------------------|------------------------------|-----------------------------------|
| Amplifiers | amplifier.ti.com | Audio | www.ti.com/audio |
| Data Converters | dataconverter.ti.com | Automotive | www.ti.com/automotive |
| DLP® Products | www.dlp.com | Communications and Telecom | www.ti.com/communications |
| DSP | <u>dsp.ti.com</u> | Computers and Peripherals | www.ti.com/computers |
| Clocks and Timers | www.ti.com/clocks | Consumer Electronics | www.ti.com/consumer-apps |
| Interface | interface.ti.com | Energy | www.ti.com/energy |
| Logic | logic.ti.com | Industrial | www.ti.com/industrial |
| Power Mgmt | <u>power.ti.com</u> | Medical | www.ti.com/medical |
| Microcontrollers | microcontroller.ti.com | Security | www.ti.com/security |
| RFID | www.ti-rfid.com | Space, Avionics & Defense | www.ti.com/space-avionics-defense |
| RF/IF and ZigBee® Solutions | www.ti.com/lprf | Video and Imaging | www.ti.com/video |
| | | Wireless | www.ti.com/wireless-apps |