


## Features

- 25 ns, 35 ns, and 45 ns access times
- Hands off automatic *STORE* on power down with only a small capacitor
- *STORE* to QuantumTrap™ nonvolatile elements is initiated by software, device pin, or AutoStore™ on power down
- *RECALL* to SRAM initiated by software or power up
- Infinite *READ*, *WRITE*, and *RECALL* cycles
- 10 mA typical  $I_{CC}$  at 200 ns cycle time
- 200,000 *STORE* cycles to QuantumTrap
- 20 year data retention at 55°C
- Single 3V operation with tolerance of +20%, -10%
- Commercial and industrial temperature
- SOIC and SSOP packages
- RoHS compliance



## Functional Description

The Cypress CY14B256L is a fast static RAM with a nonvolatile element in each memory cell. The embedded nonvolatile elements incorporate QuantumTrap technology producing the world's most reliable nonvolatile memory. The SRAM provides infinite read and write cycles while independent, nonvolatile data resides in the highly reliable QuantumTrap cell. Data transfers from the SRAM to the nonvolatile elements (the *STORE* operation) takes place automatically at power down. On power up, data is restored to the SRAM (the *RECALL* operation) from the nonvolatile memory. The *STORE* and *RECALL* operations are also available under software control.

## Logic Block Diagram



Pin Configurations



## Pin Definitions

Pin Name	IO Type	Description
A <sub>0</sub> – A <sub>14</sub>	Input	<b>Address Inputs.</b> Used to select one of the 32,768 bytes of the nvSRAM.
DQ0 – DQ7	Input Output	<b>Bidirectional Data IO Lines.</b> Used as input or output lines depending on operation.
NC	No Connect	<b>No Connects.</b> This pin is not connected to the die.
$\overline{WE}$	Input	<b>Write Enable Input, Active LOW.</b> When selected LOW, enables data on the IO pins to be written to the address location latched by the falling edge of $\overline{CE}$ .
$\overline{CE}$	Input	<b>Chip Enable Input, Active LOW.</b> When LOW, selects the chip. When HIGH, deselects the chip.
$\overline{OE}$	Input	<b>Output Enable, Active LOW.</b> The active LOW $\overline{OE}$ input enables the data output buffers during read cycles. Deasserting $\overline{OE}$ HIGH causes the IO pins to tri-state.
V <sub>SS</sub>	Ground	<b>Ground for the Device.</b> The device is connected to ground of the system.
V <sub>CC</sub>	Power Supply	<b>Power Supply Inputs to the Device.</b>
$\overline{HSB}$	Input Output	<b>Hardware Store Busy (HSB).</b> When low, this output indicates a Hardware Store is in progress. When pulled low external to the chip, it initiates a nonvolatile STORE operation. A weak internal pull up resistor keeps this pin HIGH, if not connected (connection optional).
V <sub>CAP</sub>	Power Supply	<b>AutoStore Capacitor.</b> Supplies power to nvSRAM during power loss to store data from SRAM to nonvolatile elements.

## Device Operation

The CY14B256L nvSRAM is made up of two functional components paired in the same physical cell. These are an SRAM memory cell and a nonvolatile QuantumTrap cell. The SRAM memory cell operates as a standard fast static RAM. Data in the SRAM transfers to the nonvolatile cell (the STORE operation) or from the nonvolatile cell to SRAM (the RECALL operation). This unique architecture enables all cells to store and recall in parallel. During the STORE and RECALL operations, SRAM READ and WRITE operations are inhibited. The CY14B256L supports infinite reads and writes similar to a typical SRAM. In addition, it provides infinite RECALL operations from the nonvolatile cells and up to 200,000 STORE operations.

## SRAM READ

The CY14B256L performs a READ cycle whenever  $\overline{CE}$  and  $\overline{OE}$  are LOW while  $\overline{WE}$  and HSB are HIGH. The address specified on pins A<sub>0-14</sub> determines which of the 32,768 data bytes are accessed. When the READ is initiated by an address transition, the outputs are valid after a delay of t<sub>AA</sub> (READ cycle 1). If the READ is initiated by  $\overline{CE}$  or  $\overline{OE}$ , the outputs are valid at t<sub>ACE</sub> or at t<sub>DOE</sub>, whichever is later (READ cycle 2). The data outputs repeatedly respond to address changes within the t<sub>AA</sub> access time without the need for transitions on any control input pins. It remains valid until another address change or until  $\overline{CE}$  or  $\overline{OE}$  is brought HIGH, or  $\overline{WE}$  or HSB is brought LOW.

## SRAM WRITE

A WRITE cycle is performed whenever  $\overline{CE}$  and  $\overline{WE}$  are LOW and HSB is HIGH. The address inputs must be stable before entering the WRITE cycle and must remain stable until either  $\overline{CE}$  or  $\overline{WE}$  goes HIGH at the end of the cycle. The data on the common IO pins IO<sub>0-7</sub> is written into the memory t<sub>SD</sub>, before the end of a  $\overline{WE}$  controlled WRITE or before the end of an  $\overline{CE}$  controlled WRITE. Keep the OE HIGH during the entire WRITE cycle to avoid data bus contention on common IO lines.

If  $\overline{OE}$  is left LOW, internal circuitry turns off the output buffers t<sub>HZWE</sub> after  $\overline{WE}$  goes LOW.

## AutoStore Operation

The CY14B256L stores data to nvSRAM using one of three storage operations:

1. Hardware store activated by  $\overline{HSB}$
2. Software store activated by an address sequence
3. AutoStore on device power down


AutoStore operation is a unique feature of QuantumTrap technology and is enabled by default on the CY14B256L.

During normal operation, the device draws current from V<sub>CC</sub> to charge a capacitor connected to the V<sub>CAP</sub> pin. This stored charge is used by the chip to perform a single STORE operation. If the voltage on the V<sub>CC</sub> pin drops below V<sub>SWITCH</sub>, the part automatically disconnects the V<sub>CAP</sub> pin from V<sub>CC</sub>. A STORE operation is initiated with power provided by the V<sub>CAP</sub> capacitor.

Figure 1 on page 4 shows the proper connection of the storage capacitor (V<sub>CAP</sub>) for automatic store operation. Refer to the DC Electrical Characteristics on page 7 for the size of V<sub>CAP</sub>. The voltage on the V<sub>CAP</sub> pin is driven to 5V by a charge pump internal to the chip. A pull up is placed on  $\overline{WE}$  to hold it inactive during power up.

To reduce unnecessary nonvolatile stores, AutoStore and Hardware Store operations are ignored, unless at least one WRITE operation takes place since the most recent STORE or RECALL cycle. Software initiated STORE cycles are performed regardless of whether a WRITE operation has taken place. The HSB signal is monitored by the system to detect if an AutoStore cycle is in progress.

Figure 1. AutoStore Mode



### Hardware STORE (HSB) Operation

The CY14B256L provides the  $\overline{\text{HSB}}$  pin for controlling and acknowledging the STORE operations. Use the HSB pin to request a hardware STORE cycle. When the HSB pin is driven LOW, the CY14B256L conditionally initiates a STORE operation after  $t_{\text{DELAY}}$ . An actual STORE cycle only begins if a WRITE to the SRAM took place since the last STORE or RECALL cycle. The  $\overline{\text{HSB}}$  pin also acts as an open drain driver that is internally driven low to indicate a busy condition, while the STORE (initiated by any means) is in progress.

SRAM READ and WRITE operations that are in progress when HSB is driven LOW by any means are given time to complete before the STORE operation is initiated. After HSB goes LOW, the CY14B256L continues SRAM operations for  $t_{\text{DELAY}}$ . During  $t_{\text{DELAY}}$ , multiple SRAM READ operations take place. If a WRITE is in progress when HSB is pulled LOW, it is allowed a time,  $t_{\text{DELAY}}$ , to complete. However, any SRAM WRITE cycles requested after HSB goes LOW are inhibited until HSB returns HIGH.

During any STORE operation, regardless of how it is initiated, the CY14B256L continues to drive the  $\overline{\text{HSB}}$  pin LOW, releasing it only when the STORE is complete. After completing the STORE operation, the CY14B256L remains disabled until the HSB pin returns HIGH.

If  $\overline{\text{HSB}}$  is not used, it is left unconnected.

### Hardware RECALL (Power Up)

During power up or after any low power condition ( $V_{\text{CC}}$  is less than  $V_{\text{SWITCH}}$ ), an internal RECALL request is latched. When

$V_{\text{CC}}$  again exceeds the sense voltage of  $V_{\text{SWITCH}}$ , a RECALL cycle automatically is initiated and takes  $t_{\text{HRECALL}}$  to complete.

### Software STORE

Data transfers from the SRAM to the nonvolatile memory by a software address sequence. The CY14B256L software STORE cycle is initiated by executing sequential  $\overline{\text{CE}}$  controlled READ cycles from six specific address locations in exact order. During the STORE cycle, an erase of the previous nonvolatile data is first performed followed by a program of the nonvolatile elements. When a STORE cycle is initiated, further input and output are disabled until the cycle is completed.

Because a sequence of READs from specific addresses is used for STORE initiation, it is important that no other READ or WRITE accesses intervene in the sequence. If there are intervening READ or WRITE accesses, the sequence is aborted and no STORE or RECALL takes place.

To initiate the software STORE cycle, the following READ sequence is performed:

1. Read address 0x0E38, valid READ
2. Read address 0x31C7, valid READ
3. Read address 0x03E0, valid READ
4. Read address 0x3C1F, valid READ
5. Read address 0x303F, valid READ
6. Read address 0x0FC0, initiate STORE cycle

The software sequence is clocked with  $\overline{\text{CE}}$  controlled READs or  $\overline{\text{OE}}$  controlled READs. When the sixth address in the sequence is entered, the STORE cycle commences and the chip is disabled. It is important that READ cycles and not WRITE cycles are used in the sequence. It is not necessary that OE is low for the sequence to be valid. After the  $t_{\text{STORE}}$  cycle time is fulfilled, the SRAM is activated again for READ and WRITE operation.

### Software RECALL

Data transfers from the nonvolatile memory to the SRAM by a software address sequence. A software RECALL cycle is initiated with a sequence of READ operations in a manner similar to the software STORE initiation. To initiate the RECALL cycle, the following sequence of  $\overline{\text{CE}}$  controlled READ operations is performed:

1. Read address 0x0E38, valid READ
2. Read address 0x31C7, valid READ
3. Read address 0x03E0, valid READ
4. Read address 0x3C1F, valid READ
5. Read address 0x303F, valid READ
6. Read address 0x0C63, initiate RECALL cycle

Internally, RECALL is a two step procedure. First, the SRAM data is cleared, and then the nonvolatile information is transferred into the SRAM cells. After the  $t_{\text{RECALL}}$  cycle time, the SRAM is again ready for READ and WRITE operations. The RECALL operation does not alter the data in the nonvolatile elements.

**Data Protection**

The CY14B256L protects data from corruption during low voltage conditions by inhibiting all externally initiated STORE and WRITE operations. The low voltage condition is detected

when  $V_{CC}$  is less than  $V_{SWITCH}$ . If the CY14B256L is in a WRITE mode (both  $\overline{CE}$  and  $\overline{WE}$  are LOW) at power up after a RECALL or after a STORE, the WRITE is inhibited until a negative transition on CE or WE is detected. This protects against inadvertent writes during power up or brownout conditions.

**Table 1. Mode Selection**

$\overline{CE}$	$\overline{WE}$	$\overline{OE}$	A13 – A0	Mode	IO	Power
H	X	X	X	Not Selected	Output High Z	Standby
L	H	L	X	Read SRAM	Output Data	Active
L	L	X	X	Write SRAM	Input Data	Active
L	H	L	0x0E38 0x31C7 0x03E0 0x3C1F 0x303F 0x03F8	Read SRAM Read SRAM Read SRAM Read SRAM Read SRAM AutoStore Disable	Output Data Output Data Output Data Output Data Output Data Output Data	Active <sup>[1, 2, 3]</sup>
L	H	L	0x0E38 0x31C7 0x03E0 0x3C1F 0x303F 0x07F0	Read SRAM Read SRAM Read SRAM Read SRAM Read SRAM AutoStore Enable	Output Data Output Data Output Data Output Data Output Data Output Data	Active <sup>[1, 2, 3]</sup>
L	H	L	0x0E38 0x31C7 0x03E0 0x3C1F 0x303F 0x0FC0	Read SRAM Read SRAM Read SRAM Read SRAM Read SRAM Nonvolatile Store	Output Data Output Data Output Data Output Data Output Data Output High Z	Active $I_{CC2}$ <sup>[1, 2, 3]</sup>
L	H	L	0x0E38 0x31C7 0x03E0 0x3C1F 0x303F 0x0C63	Read SRAM Read SRAM Read SRAM Read SRAM Read SRAM Nonvolatile Recall	Output Data Output Data Output Data Output Data Output Data Output High Z	Active <sup>[1, 2, 3]</sup>

**Notes**

1. The six consecutive address locations are in the order listed.  $\overline{WE}$  is HIGH during all six cycles to enable a nonvolatile cycle.
2. While there are 15 address lines on the CY14B256L, only the lower 14 lines are used to control software modes.
3. IO state depends on the state of  $\overline{OE}$ . The IO table shown assumes  $\overline{OE}$  low.

## Preventing AutoStore

Disable the AutoStore function by initiating an AutoStore Disable Sequence. A sequence of READ operations is performed in a manner similar to the software STORE initiation. To initiate the AutoStore Disable Sequence, perform the following sequence of CE controlled READ operations:

1. Read address 0x0E38 valid READ
2. Read address 0x31C7 valid READ
3. Read address 0x03E0 valid READ
4. Read address 0x3C1F valid READ
5. Read address 0x303F valid READ
6. Read address 0x03F8 AutoStore Disable

Re-enable the AutoStore by initiating an AutoStore Enable sequence. A sequence of READ operations is performed in a manner similar to the software RECALL initiation. To initiate the AutoStore Enable sequence, perform the following sequence of CE controlled READ operations:

1. Read address 0x0E38 valid READ
2. Read address 0x31C7 valid READ
3. Read address 0x03E0 valid READ
4. Read address 0x3C1F valid READ
5. Read address 0x303F valid READ
6. Read address 0x07F0 AutoStore Enable

If the AutoStore function is disabled or re-enabled, a manual STORE operation (Hardware or Software) is issued to save the AutoStore state through subsequent power down cycles. The part comes from the factory with AutoStore enabled.

## Noise Considerations


The CY14B256L is a high speed memory. It must have a high frequency bypass capacitor of approximately 0.1  $\mu$ F connected between  $V_{CC}$  and  $V_{SS}$ , using leads and traces that are as short as possible. As with all high speed CMOS ICs, careful routing of power, ground, and signals reduces circuit noise.

## Low Average Active Power

CMOS technology provides the CY14B256L the benefit of drawing less current when it is cycled at times longer than 50 ns. Figure 2 shows the relationship between  $I_{CC}$  and READ/WRITE cycle time. Worst case current consumption is shown for commercial temperature range,  $V_{CC} = 3.6V$ , and chip enable at maximum frequency. Only standby current is drawn when the chip is disabled. The overall average current drawn by the CY14B256L depends on the following items:

- The duty cycle of chip enable
- The overall cycle rate for accesses
- The ratio of READs to WRITEs
- The operating temperature
- The  $V_{CC}$  level
- IO loading

Figure 2. Current versus Cycle Time



## Maximum Ratings

Exceeding maximum ratings may impair the useful life of the device. These user guidelines are not tested.

Storage Temperature .....	-65°C to +150°C
Ambient Temperature with Power Applied .....	-55°C to +125°C
Supply Voltage on V <sub>CC</sub> Relative to GND .....	-0.5V to 4.1V
Voltage Applied to Outputs in High Z State .....	-0.5V to V <sub>CC</sub> + 0.5V
Input Voltage.....	-0.5V to V <sub>CC</sub> + 0.5V
Transient Voltage (< 20 ns) on Any Pin to Ground Potential .....	-2.0V to V <sub>CC</sub> + 2.0V

Package Power Dissipation Capability (T <sub>A</sub> = 25°C) .....	1.0W
Surface Mount Pb Soldering Temperature (3 seconds) .....	+260°C
Output Short Circuit Current <sup>[4]</sup> .....	15 mA
Static Discharge Voltage..... (MIL-STD-883, method 3015)	> 2001V
Latch Up Current .....	> 200 mA

## Operating Range

Range	Ambient Temperature	V <sub>CC</sub>
Commercial	0°C to +70°C	2.7V to 3.6V
Industrial	-40°C to +85°C	2.7V to 3.6V

## DC Electrical Characteristics

Over the operating range V<sub>CC</sub> = 2.7V to 3.6V <sup>[5, 6]</sup>

Parameter	Description	Test Conditions	Min	Max	Unit
I <sub>CC1</sub>	Average V <sub>CC</sub> Current	t <sub>RC</sub> = 25 ns t <sub>RC</sub> = 35 ns t <sub>RC</sub> = 45 ns Dependent on output loading and cycle rate. Values obtained without output loads I <sub>OUT</sub> = 0 mA	Commercial	65 55 50	mA mA mA
			Industrial	55 (t <sub>RC</sub> = 45 ns)	mA mA mA
I <sub>CC2</sub>	Average V <sub>CC</sub> Current during STORE	All Inputs Do Not Care, V <sub>CC</sub> = Max Average current for duration t <sub>STORE</sub>		3	mA
I <sub>CC3</sub>	Average V <sub>CC</sub> Current at t <sub>AVAV</sub> = 200 ns, 3V, 25°C Typical	$\overline{WE} > (V_{CC} - 0.2)$ . All other inputs cycling. Dependent on output loading and cycle rate. Values obtained without output loads		10	mA
I <sub>CC4</sub>	Average V <sub>CAP</sub> Current during AutoStore Cycle	All Inputs Do Not Care, V <sub>CC</sub> = Max Average current for duration t <sub>STORE</sub>		3	mA
I <sub>SB</sub>	V <sub>CC</sub> Standby Current	$\overline{CE} > (V_{CC} - 0.2)$ . All others V <sub>IN</sub> < 0.2V or > (V <sub>CC</sub> - 0.2V). Standby current level after nonvolatile cycle is complete. Inputs are static. f = 0 MHz		3	mA
I <sub>IX</sub>	Input Leakage Current	V <sub>CC</sub> = Max, V <sub>SS</sub> ≤ V <sub>IN</sub> ≤ V <sub>CC</sub>	- 1	+1	μA
I <sub>OZ</sub>	Off State Output Leakage Current	V <sub>CC</sub> = Max, V <sub>SS</sub> ≤ V <sub>IN</sub> ≤ V <sub>CC</sub> , $\overline{CE}$ or $\overline{OE} > V_{IH}$	- 1	+1	μA
V <sub>IH</sub>	Input HIGH Voltage		2.0	V <sub>CC</sub> + 0.3	V
V <sub>IL</sub>	Input LOW Voltage		V <sub>SS</sub> - 0.5	0.8	V
V <sub>OH</sub>	Output HIGH Voltage	I <sub>OUT</sub> = - 2 mA	2.4		V
V <sub>OL</sub>	Output LOW Voltage	I <sub>OUT</sub> = 4 mA		0.4	V
V <sub>CAP</sub>	Storage Capacitor	Between V <sub>CAP</sub> pin and V <sub>SS</sub> , 5V rated	17	120	μF

### Notes

- Outputs shorted for no more than one second. No more than one output shorted at a time.
- Typical conditions for the active current shown on the front page of the data sheet are average values at 25°C (room temperature) and V<sub>CC</sub> = 3V. Not 100% tested.
- The HSB pin has I<sub>OUT</sub> = -10 μA for V<sub>OH</sub> of 2.4 V. This parameter is characterized but not tested.

### Capacitance

These parameters are guaranteed but not tested.



Parameter	Description	Test Conditions	Max	Unit
C <sub>IN</sub>	Input Capacitance	T <sub>A</sub> = 25°C, f = 1 MHz, V <sub>CC</sub> = 0 to 3.0 V	7	pF
C <sub>OUT</sub>	Output Capacitance		7	pF

### Thermal Resistance

These parameters are guaranteed but not tested.

Parameter	Description	Test Conditions	32-SOIC	48-SSOP	Unit
Θ <sub>JA</sub>	Thermal Resistance (junction to ambient)	Test conditions follow standard test methods and procedures for measuring thermal impedance, in accordance with EIA/JESD51.	TBD	TBD	°C/W
Θ <sub>JC</sub>	Thermal Resistance (junction to case)		TBD	TBD	°C/W

### AC Test Loads



### AC Test Conditions

Input Pulse Levels .....0V to 3V  
 Input Rise and Fall Times (10% - 90%) ..... ≤5 ns  
 Input and Output Timing Reference Levels ..... 1.5V



## AC Switching Characteristics

Parameter		Description	25 ns Part		35 ns Part		45 ns Part		Unit
Cypress Parameter	Alt. Parameter		Min	Max	Min	Max	Min	Max	
<b>SRAM READ Cycle</b>									
$t_{ACE}$	$t_{ACS}$	Chip Enable Access Time		25		35		45	ns
$t_{RC}^{[8]}$	$t_{RC}$	Read Cycle Time	25		35		45		ns
$t_{AA}^{[9]}$	$t_{AA}$	Address Access Time		25		35		45	ns
$t_{DOE}$	$t_{OE}$	Output Enable to Data Valid		12		15		20	ns
$t_{OHA}^{[9]}$	$t_{OH}$	Output Hold After Address Change	3		3		3		ns
$t_{LZCE}^{[10]}$	$t_{LZ}$	Chip Enable to Output Active	3		3		3		ns
$t_{HZCE}^{[10]}$	$t_{HZ}$	Chip Disable to Output Inactive		10		13		15	ns
$t_{LZOE}^{[10]}$	$t_{OLZ}$	Output Enable to Output Active	0		0		0		ns
$t_{HZOE}^{[10]}$	$t_{OHZ}$	Output Disable to Output Inactive		10		13		15	ns
$t_{PU}^{[7]}$	$t_{PA}$	Chip Enable to Power Active	0		0		0		ns
$t_{PD}^{[7]}$	$t_{PS}$	Chip Disable to Power Standby		25		35		45	ns
<b>SRAM WRITE Cycle</b>									
$t_{WC}$	$t_{WC}$	Write Cycle Time	25		35		45		ns
$t_{PWE}$	$t_{WP}$	Write Pulse Width	20		25		30		ns
$t_{SCE}$	$t_{CW}$	Chip Enable to End of Write	20		25		30		ns
$t_{SD}$	$t_{DW}$	Data Setup to End of Write	10		12		15		ns
$t_{HD}$	$t_{DH}$	Data Hold After End of Write	0		0		0		ns
$t_{AW}$	$t_{AW}$	Address Setup to End of Write	20		25		30		ns
$t_{SA}$	$t_{AS}$	Address Setup to Start of Write	0		0		0		ns
$t_{HA}$	$t_{WR}$	Address Hold After End of Write	0		0		0		ns
$t_{HZWE}^{[10, 11]}$	$t_{WZ}$	Write Enable to Output Disable		10		13		15	ns
$t_{LZWE}^{[10]}$	$t_{OW}$	Output Active After End of Write	3		3		3		ns

**Notes**

- 7. These parameters are guaranteed but not tested
- 8. WE must be HIGH during SRAM READ Cycles.
- 9. Device is continuously selected with CE and OE both LOW.
- 10. Measured  $\pm 200$  mV from steady state output voltage.
- 11. If WE is LOW when CE goes LOW, the outputs remain in the high impedance state.

## AutoStore or Power Up RECALL

Parameter	Description	CY14B256L		Unit
		Min	Max	
$t_{HRECALL}^{[12]}$	Power Up RECALL Duration		20	ms
$t_{STORE}^{[13, 14]}$	STORE Cycle Duration		12.5	ms
$V_{SWITCH}$	Low Voltage Trigger Level		2.65	V
$t_{VCCRISE}$	VCC Rise Time	150		$\mu$ s

## Software Controlled STORE/RECALL Cycles

The software controlled Store/Recall Cycles follow. <sup>[15, 16]</sup>

Parameter	Description	25 ns Part		35 ns Part		45 ns Part		Unit
		Min	Max	Min	Max	Min	Max	
$t_{RC}$	STORE/RECALL Initiation Cycle Time	25		35		45		ns
$t_{AS}$	Address Setup Time	0		0		0		ns
$t_{CW}$	Clock Pulse Width	20		25		30		ns
$t_{GHAX}$	Address Hold Time	1		1		1		ns
$t_{RECALL}$	RECALL Duration		50		50		50	$\mu$ s
$t_{SS}^{[17, 18]}$	Soft Sequence Processing Time		70		70		70	$\mu$ s

## Hardware STORE Cycle

Parameter	Description	CY14B256L		Unit
		Min	Max	
$t_{DELAY}^{[19]}$	Time Allowed to Complete SRAM Cycle	1	70	$\mu$ s
$t_{HLHX}$	Hardware STORE Pulse Width	15		ns

### Notes

12.  $t_{HRECALL}$  starts from the time  $V_{CC}$  rises above  $V_{SWITCH}$ .

13. If an SRAM WRITE has not taken place since the last nonvolatile cycle, no STORE takes place.

14. Industrial grade devices require 15 ms max.

15. The software sequence is clocked with  $\overline{CE}$  controlled or  $\overline{OE}$  controlled READs.

16. The six consecutive addresses are read in the order listed in the Table 1 on page 5.  $\overline{WE}$  is HIGH during all six consecutive cycles.

17. This is the amount of time it takes to take action on a soft sequence command.  $V_{CC}$  power must remain HIGH to effectively register the command.

18. Commands such as STORE and RECALL lock out IO until operation is complete which further increases this time. See the specific command.

19. READ and WRITE cycles in progress before HSB are given this amount of time to complete.

### Switching Waveforms

Figure 3. SRAM Read Cycle 1: Address Controlled [8, 9, 20]





Figure 4. SRAM Read Cycle 2:  $\overline{CE}$  Controlled [8, 20]



**Note**  
 20. HSB must remain HIGH during READ and WRITE cycles.

Switching Waveforms (continued)

Figure 5. SRAM Write Cycle 1:  $\overline{WE}$  Controlled [20, 21]





Figure 6. SRAM Write Cycle 2:  $\overline{CE}$  Controlled



**Note**  
21.  $\overline{CE}$  or  $\overline{WE}$  must be  $> V_{IH}$  during address transitions.

Switching Waveforms (continued)

Figure 7. AutoStore/Power Up RECALL





Figure 8.  $\overline{CE}$  Controlled Software STORE/RECALL Cycle <sup>[16]</sup>



Switching Waveforms (continued)

Figure 9.  $\overline{OE}$  Controlled Software STORE/RECALL Cycle [16]




Figure 10. Hardware STORE Cycle






Figure 11. Soft Sequence Processing [17, 18]



**Part Numbering Nomenclature**

**CY 14 B 256 L - SZ 25 X C T**



## Ordering Information

All the below mentioned parts are Pb-free. Shaded areas contain advance information. Contact your local Cypress sales representative for availability of these parts.

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
25	CY14B256L-SZ25XCT	51-85127	32-pin SOIC	Commercial
	CY14B256L-SP25XCT	51-85061	48-pin SSOP	
	CY14B256L-SZ25XC	51-85127	32-pin SOIC	
	CY14B256L-SP25XC	51-85061	48-pin SSOP	
25	CY14B256L-SZ25XIT	51-85127	32-pin SOIC	Industrial
	CY14B256L-SP25XIT	51-85061	48-pin SSOP	
	CY14B256L-SZ25XI	51-85127	32-pin SOIC	
	CY14B256L-SP25XI	51-85061	48-pin SSOP	
35	CY14B256L-SZ35XCT	51-85127	32-pin SOIC	Commercial
	CY14B256L-SP35XCT	51-85061	48-pin SSOP	
	CY14B256L-SZ35XC	51-85127	32-pin SOIC	
	CY14B256L-SP35XC	51-85061	48-pin SSOP	
35	CY14B256L-SZ35XIT	51-85127	32-pin SOIC	Industrial
	CY14B256L-SP35XIT	51-85061	48-pin SSOP	
	CY14B256L-SZ35XI	51-85127	32-pin SOIC	
	CY14B256L-SP35XI	51-85061	48-pin SSOP	
45	CY14B256L-SZ45XCT	51-85127	32-pin SOIC	Commercial
	CY14B256L-SP45XCT	51-85061	48-pin SSOP	
	CY14B256L-SZ45XC	51-85127	32-pin SOIC	
	CY14B256L-SP45XC	51-85061	48-pin SSOP	
45	CY14B256L-SZ45XIT	51-85127	32-pin SOIC	Industrial
	CY14B256L-SP45XIT	51-85061	48-pin SSOP	
	CY14B256L-SZ45XI	51-85127	32-pin SOIC	
	CY14B256L-SP45XI	51-85061	48-pin SSOP	



Package Diagrams

Figure 12. 32-Pin (300 Mil) SOIC





Figure 13. 48-Pin Shrunk Small Outline Package



## Document History Page

Document Title: CY14B256L, 256 Kbit (32K x 8) nvSRAM Document Number: 001-06422				
REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change
**	425138	See ECN	TUP	New data sheet
*A	437321	See ECN	TUP	Show data sheet on External Web
*B	471966	See ECN	TUP	Changed $V_{IH(min)}$ from 2.2V to 2.0V Changed $t_{RECALL}$ from 60 $\mu s$ to 50 $\mu s$ Changed Endurance from one million cycles to 500K cycles Changed Data Retention from 100 years to 20 years Added Soft Sequence Processing Time Waveform Updated Part Numbering Nomenclature and Ordering Information
*C	503277	See ECN	PCI	Changed from "Advance" to "Preliminary" Changed the term "Unlimited" to "Infinite" Changed endurance from 500K cycles to 200K cycles Device operation: Tolerance limit changed from + 20% to + 15% in the Features Section and Operating Range Table Removed $I_{CC1}$ values from the DC table for 25 ns and 35 ns industrial grade Changed $V_{SWITCH(min)}$ from 2.55V to 2.45V Added temperature specification to data retention - 20 years at 55°C Changed the max value of Vcap storage capacitor from 120 $\mu F$ to 57 $\mu F$ Updated Part Nomenclature Table and Ordering Information Table
*D	597004	See ECN	TUP	Removed $V_{SWITCH(min)}$ specification from the AutoStore/Power Up RECALL table Changed $t_{GLAX}$ specification from 20 ns to 1 ns Added $t_{DELAY(max)}$ specification of 70 $\mu s$ in the Hardware STORE Cycle table Removed $t_{HLBL}$ specification Changed $t_{SS}$ specification from 70 $\mu s$ (min) to 70 $\mu s$ (max) Changed $V_{CAP(max)}$ from 57 $\mu F$ to 120 $\mu F$
*E	696097	See ECN	VKN	Added footnote 6 related to HSB. Changed $t_{GLAX}$ to $t_{GHAX}$
*F	1349963	See ECN	SFV	Changed from Preliminary to Final. Updated Ordering Information Table
*G	2483006	See ECN	GVCH/PY RS	Changed tolerance from +15%, -10% to +20%, -10% Changed Operating voltage range from 2.7V-3.45V to 2.7V-3.6V.

© Cypress Semiconductor Corporation, 2006-2008. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and/or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.