

8-Mbit (512K x 16) Static RAM

Features

■ Very high speed: 55 ns

■ Wide voltage range: 1.65V-2.25V

■ Pin Compatible with CY62157DV18 and CY62157DV20

■ Ultra low standby power

Typical Standby current: 2 μA
 Maximum Standby current: 8 μA

■ Ultra low active power

□ Typical active current: 1.8 mA at f = 1 MHz

■ Easy memory expansion with \overline{CE}_1 , CE_2 and \overline{OE} features

■ Automatic power down when deselected

■ CMOS for optimum speed and power

■ Available in Pb-free 48-ball VFBGA package

Functional Description [1]

The CY62157EV18 is a high performance CMOS static RAM organized as 512K words by 16 bits. This device features advanced circuit design to provide ultra low active current. This is ideal for providing More Battery Life™ (MoBL®) in portable applications such as cellular telephones. The device also has an automatic power down feature that significantly reduces power

consumption when addresses are not toggling. The device can also be put into standby mode when deselected (CE_1 HIGH or CE_2 LOW or both \overline{BHE} and \overline{BLE} are HIGH). The input and output pins (I/O_0 through I/O_{15}) are placed in a high impedance state when:

- Deselected (CE₁ HIGH or CE₂ LOW)
- Outputs are disabled (OE HIGH)
- <u>Both Byte High Enable and Byte Low Enable are disabled</u> (BHE, BLE HIGH) or
- Write operation is active (CE₁ LOW, CE₂ HIGH and WE LOW).

Write to the device by taking Chip Enables ($\overline{\text{CE}}_1$ LOW and CE₂ <u>HIGH</u>) and Write Enable (WE) input LOW. If Byte Low Enable (BLE) is LOW, then data from I/O pins (I/O₀ through I/O₇), is written into the location specified on the address pins (A₀ through A₁₈). If Byte High Enable (BHE) is LOW, then data from I/O pins (I/O₈ through I/O₁₅) is written into the location specified on the address pins (A₀ through A₁₈).

Read from the device by taking Chip Enables ($\overline{\text{CE}}_1$ LOW and CE_2 HIGH) and Output Enable ($\overline{\text{OE}}$) LOW while forcing the Write Enable ($\overline{\text{WE}}$) HIGH. If Byte Low Enable ($\overline{\text{BLE}}$) is LOW, then data from the memory location specified by the address pins appear on I/O₀ to I/O₇. If Byte High Enable ($\overline{\text{BHE}}$) is LOW, then data from memory appears on I/O₈ to I/O₁₅. See the "Truth Table" on page 11 for a complete description of read and write modes.

Product Portfolio

							Power D	issipation	า			
Product	V _{CC} Range (V)		V _{CC} Range (V)		V _{CC} Range (V)		Speed (ns) Operating I _{CC} , (mA		I _{CC} , (mA))	Standby L. (A	
				f = 1MHz f = f _{max}		max	Standby, I _{SB2} (μA)					
	Min	Typ ^[2]	Max		Typ [2]	Max	Typ [2]	Max	Typ ^[2]	Max		
CY62157EV18	1.65	1.8	2.25	55	1.8	3	18	25	2	8		


Notes

2. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at $V_{CC} = V_{CC(typ)}$, $T_A = 25^{\circ}C$.

^{1.} For best practice recommendations, refer to the Cypress application note "System Design Guidelines" located at http://www.cypress.com.



Logic Block Diagram







Contents


8-bit (512K x 16) Static RAM	.1
Features	.1
Functional Description [1]	. 1
Product Portfolio	.1
Logic Block Diagram	. 2
Contents	
Pin Configuration ^[3]	. 4
Maximum Ratings	. 5
Operating Range	. 5
Electrical Characteristics (Over the Operating Range)	. 5
Capacitance ^[8]	. 5
Capacitance ^[8] Thermal Resistance [8]	
	. 6
Thermal Resistance [8]AC Test Loads and Waveforms	. 6 . 6
Thermal Resistance [8]	.6 .6
Thermal Resistance [8]AC Test Loads and Waveforms	.6 .6
Thermal Resistance [8]	. 6 .6 .6

Switching Waveforms	. 8
Read Cycle 1 (Address Transition Controlled) [17, 18]	. 8
Read Cycle 2 (OE Controlled) [18, 19]	. 8
Write Cycle 1 (WE Controlled) [16, 20, 21]	. 9
Write Cycle 2 (CE1 or CE2 Controlled) [16, 20, 21]	
Write Cycle 3 (WE Controlled, OE LOW) [21]	
Write Cycle 4 (BHE/BLE Controlled, OE LOW) [21]1	10
Truth Table1	11
Ordering Information	12
Package Diagrams	12
Document History	13
Sales, Solutions, and Legal Information	14
Worldwide Sales and Design Support1	14
Products	14
PSoC Solutions	14



Pin Configuration [3]

48-ball VFBGA Top View



Note

3. NC pins are not connected on the die.



Maximum Ratings

Exceeding maximum ratings may shorten the useful life of the device. User guidelines are not tested. Storage Temperature-65°C to + 150°C Ambient Temperature with Power Applied-55°C to + 125°C Supply Voltage to Ground Potential.....-0.2V to 2.45V (V_{CCmax} + 0.2V) DC Voltage Applied to Outputs in High-Z State $^{[4, 5]}$-0.2V to 2.45V (V_{CCmax} + 0.2V)

DC Input Voltage $^{[4, 5]}$ 0.2V to 2.45V (V _{CCmax} + 0.2V)
Output Current into Outputs (LOW)20 mA
Static Discharge Voltage > 2001V (in accordance with MIL-STD-883, Method 3015)
Latch-up Current> 200 mA

Operating Range

Device	Range	Ambient Temperature	V _{CC} [6]		
CY62157EV18LL	Industrial	–40°C to +85°C	1.65V to 2.25V		

Electrical Characteristics (Over the Operating Range)

_	.	-						
Parameter Description		Test Conditions			Typ [2] Max		Unit	
V _{OH}	Output HIGH Voltage	I _{OH} = -0.1 mA	V _{CC} = 1.65V	1.4			V	
V _{OL}	Output LOW Voltage	I _{OL} = 0.1 mA	V _{CC} = 1.65V			0.2	V	
V _{IH}	Input HIGH Voltage	$V_{CC} = 1.65 V \text{ to } 2.25 V$		1.4		V _{CC} + 0.2V	V	
V _{IL}	Input LOW Voltage	$V_{CC} = 1.65 V \text{ to } 2.25 V$		-0.2		0.4	V	
I _{IX}	Input Leakage Current	$GND \le V_1 \le V_{CC}$	-1		+1	μА		
I _{OZ}	Output Leakage Current	$GND \le V_O \le V_{CC}$, Output Disa	-1		+1	μА		
I _{CC}	V _{CC} Operating Supply	$f = f_{max} = 1/t_{RC}$	$V_{CC} = V_{CC(max)}$		18	25	mA	
	Current	f = 1 MHz	I _{OUT} = 0 mA CMOS levels		1.8	3	mA	
I _{SB1}	Automatic CEPower Down Current–CMOS Inputs	$\overline{\text{CE}}_1 \ge \text{V}_{\text{CC}} - 0.2 \text{V or CE}_2 \le 0.2 \text{V}_{\text{IN}} \ge \text{V}_{\text{CC}} - 0.2 \text{V, V}_{\text{IN}} \le 0.2 \text{V)}$ $f = f_{\text{max}} \text{ (Address and Data Or } \text{f} = 0 \text{ ($\overline{\text{OE}}$, $\overline{\text{WE}}$, $\overline{\text{BHE}}$ and $\overline{\text{BLE}}$)}$		2	8	μА		
I _{SB2} ^[7]	Automatic CE Power Down Current–CMOS Inputs	$\label{eq:control_control} \begin{split} \overline{CE}_1 &\geq V_{CC} - 0.2 \text{V or } CE_2 \leq 0 \\ V_{IN} &\geq V_{CC} - 0.2 \text{V or } V_{IN} \leq 0.2 \\ f &= 0, \ V_{CC} = V_{CC(max)}. \end{split}$			2	8	μА	

Capacitance [8]

Parameter	Description	Test Conditions	Max	Unit
C _{IN}	Input Capacitance	$T_A = 25$ °C, $f = 1$ MHz, $V_{CC} = V_{CC(typ)}$	10	pF
C _{OUT}	Output Capacitance		10	pF

Notes

- 4. $V_{IL(min)} = -2.0V$ for pulse durations less than 20 ns.


- V_{IL(min)} = V_{CC} + 0.5V for pulse durations less than 20 ns.
 V_{IH(max)} = V_{CC} + 0.5V for pulse durations less than 20 ns.
 Full Device AC operation assumes a 100 μs ramp time from 0 to V_{CC} (min) and 200 μs wait time after V_{CC} stabilization.
 Only chip enable (ČE) and byte enables (BHE and BLE) need to be tied to CMOS levels to meet the I_{SB2} spec. Other inputs can be left floating.
- 8. Tested initially and after any design or process changes that may affect these parameters.



Thermal Resistance [8]

Parameter	Description	Test Conditions	BGA	Unit
Θ_{JA}		Still air, soldered on a 3 x 4.5 inch, two-layer printed circuit board	72	°C/W
Θ ^{JC}	Thermal Resistance (Junction to Case)		8.86	°C/W

AC Test Loads and Waveforms




Parameters	Value	Unit
R1	13500	Ω
R2	10800	Ω
R _{TH}	6000	Ω
V _{TH}	0.80	V

Data Retention Characteristics (Over the Operating Range)

Parameter	Description	Conditions	Min	Typ ^[2]	Max	Unit
V_{DR}	V _{CC} for Data Retention		1.0			V
I _{CCDR}		$V_{CC} = V_{DR}, \overline{CE}_1 \ge V_{CC} - 0.2V,$ $CE_2 \le 0.2V, V_{IN} \ge V_{CC} - 0.2V \text{ or } V_{IN} \le 0.2V$		1	3	μА
t _{CDR} ^[8]	Chip Deselect to Data Retention Time		0			ns
t _R ^[9]	Operation Recovery Time		t _{RC}			ns

Data Retention Waveform [10]



^{9.} Full device operation requires linear V_{CC} ramp from V_{DR} to V_{CC(min)} ≥ 100 μs or stable at V_{CC(min)} ≥ 100 μs.
10. BHE.BLE is the AND of both BHE and BLE. Deselect the chip by either disabling chip enable signals or by disabling both BHE and BLE.



Switching Characteristics (Over the Operating Range) [11, 12]

		55		
Parameter	Description	Min	Max	Unit
Read Cycle				
t _{RC}	Read Cycle Time	55		ns
t _{AA}	Address to Data Valid		55	ns
t _{OHA}	Data Hold from Address Change	10		ns
t _{ACE}	CE ₁ LOW and CE ₂ HIGH to Data Valid		55	ns
t _{DOE}	OE LOW to Data Valid		25	ns
t _{LZOE}	OE LOW to Low-Z [13]	5		ns
t _{HZOE}	OE HIGH to High-Z [13, 14]		18	ns
t _{LZCE}	$\overline{\text{CE}}_1$ LOW and CE_2 HIGH to Low-Z [13]	10		ns
t _{HZCE}	$\overline{\text{CE}}_1$ HIGH and CE_2 LOW to High-Z [13, 14]		18	ns
t _{PU}	CE ₁ LOW and CE ₂ HIGH to Power Up	0		ns
t _{PD}	$\overline{\text{CE}}_1$ HIGH and CE_2 LOW to Power Down		55	ns
t _{DBE}	BLE/BHE LOW to Data Valid		55	ns
t _{LZBE} ^[15]	BLE/BHE LOW to Low-Z [13]	10		ns
t _{HZBE}	BLE/BHE HIGH to High-Z [13, 14]		18	ns
Write Cycle [16]				
t _{WC}	Write Cycle Time	45		ns
t _{SCE}	CE₁ LOW and CE₂ HIGH to Write End	35		ns
t _{AW}	Address Setup to Write End	35		ns
t _{HA}	Address Hold from Write End	0		ns
t _{SA}	Address Setup to Write Start	0		ns
t _{PWE}	WE Pulse Width	35		ns
t _{BW}	BLE/BHE LOW to Write End	35		ns
t _{SD}	Data Setup to Write End	25		ns
t _{HD}	Data Hold from Write End	0		ns
t _{HZWE}	WE LOW to High-Z [13, 14]		18	ns
t _{LZWE}	WE HIGH to Low-Z [13]	10		ns

Notes

^{11.} Test conditions for all parameters other than tri-state parameters assume signal transition time of 1V/ns or less, timing reference levels of V_{CC(typ)}/2, input pulse levels of 0 to V_{CC(typ)}, and output loading of the specified I_{QL}/I_{QH} as shown in the "AC Test Loads and Waveforms" on page 6.
12. AC timing parameters are subject to byte enable signals (BHE or BLE) not switching when chip is disabled. Please see application note AN13842 for further clarification.

At any given temperature and voltage condition, t_{HZCE} is less than t_{LZCE}, t_{HZBE} is less than t_{LZCE}, t_{HZOE} is less than t_{LZOE}, and t_{HZWE} is less than t_{LZOE}, and t_{HZWE} for any given device.


^{14.} t_{HZOE}, t_{HZCE}, t_{HZBE}, and t_{HZWE} transitions are measured when the output enters a high impedance state.
15. If both byte enables are toggled together, this value is 10 ns.

^{16.} The internal write time of the memory is defined by the overlap of WE, CE = V_{IL}, BHE and/or BLE = V_{IL}, and CE₂ = V_{IH}. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing must be referenced to the edge of the signal that terminates the write.




Switching Waveforms

Read Cycle 1 (Address Transition Controlled) [17, 18]



Read Cycle 2 (OE Controlled) [18, 19]




^{17.} The device is continuously selected. \overline{OE} , $\overline{CE}_1 = V_{IL}$, \overline{BHE} and/or $\overline{BLE} = V_{IL}$, and $\overline{CE}_2 = V_{IH}$. 18. WE is HIGH for read cycle.

^{19.} Address valid before or similar to \overline{CE}_1 , \overline{BHE} , \overline{BLE} transition LOW and CE_2 transition HIGH.




Switching Waveforms (continued)

Write Cycle 1 (WE Controlled) [16, 20, 21]



Write Cycle 2 ($\overline{\text{CE}}_1$ or CE_2 Controlled) [16, 20, 21]




Notes

- 20. Data I/O is high impedance if $\overline{\text{OE}} = \text{V}_{\text{IH}}$.
 21. If $\overline{\text{CE}}_1$ goes HIGH and CE_2 goes LOW simultaneously with $\overline{\text{WE}} = \text{V}_{\text{IH}}$, the output remains in a high impedance state.
 22. During this period, the I/Os are in output state and input signals must not be applied.




Switching Waveforms (continued)

Write Cycle 3 (WE Controlled, OE LOW) [21]



Write Cycle 4 ($\overline{BHE}/\overline{BLE}$ Controlled, \overline{OE} LOW) [21]





Truth Table

CE ₁	CE ₂	WE	OE	BHE	BLE	Inputs/Outputs	Mode	Power
Н	X ^[23]	Х	Х	Х	Х	High-Z	Deselect/Power Down	Standby (I _{SB})
X ^[23]	L	Х	Х	Х	Х	High-Z	Deselect/Power Down	Standby (I _{SB})
X ^[23]	X ^[23]	Х	Х	Н	Н	High-Z	Deselect/Power Down	Standby (I _{SB})
L	Н	Н	L	L	L	Data Out (I/O ₀ -I/O ₁₅)	Read	Active (I _{CC})
L	Н	Н	L	Н	L	Data Out (I/O ₀ –I/O ₇); High-Z (I/O ₈ –I/O ₁₅)	Read	Active (I _{CC})
L	Н	Н	L	L	Н	High-Z (I/O ₀ –I/O ₇); Data Out (I/O ₈ –I/O ₁₅)	Read	Active (I _{CC})
L	Н	Н	Н	L	Н	High-Z	Output Disabled	Active (I _{CC})
L	Н	Н	Н	Н	L	High-Z	Output Disabled	Active (I _{CC})
L	Н	Н	Н	L	L	High-Z	Output Disabled	Active (I _{CC})
L	Н	L	Х	L	L	Data In (I/O ₀ -I/O ₁₅)	Write	Active (I _{CC})
L	Н	L	Х	Н	L	Data In (I/O ₀ -I/O ₇); High-Z (I/O ₈ -I/O ₁₅)	Write	Active (I _{CC})
L	Н	L	Х	L	Н	High-Z (I/O ₀ –I/O ₇); Data In (I/O ₈ –I/O ₁₅)	Write	Active (I _{CC})

Note
23. The 'X' (Don't care) state for the Chip enables in the truth table refer to the logic state (either HIGH or LOW). Intermediate voltage levels on these pins is not permitted.




Ordering Information

	Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
ĺ	55	CY62157EV18LL-55BVXI	51-85150	48-ball Very Fine Pitch Ball Grid Array (Pb-free)	Industrial

Contact your local Cypress sales representative for availability of these parts

Package Diagrams

Figure 1. 48-Ball VFBGA (6 x 8 x 1 mm), 51-85150





Document History

Document Title: CY62157EV18 MoBL [®] , 8-Mbit (512K x 16) Static RAM Document Number: 38-05490						
Rev.	ECN No.	Issue Date	Orig. of Change	Description of Change		
**	202862	See ECN	AJU	New Data Sheet		
*A	291272	See ECN	SYT	Converted from Advance Information to Preliminary Changed V _{CC} Max from 2.20 to 2.25 V		
				Changed V_{CC} stabilization time in footnote #7 from 100 μ s to 200 μ s Changed I_{CCDR} from 4 to 4.5 μ A		
				Changed t _{OHA} from 6 ns to 10 ns for both 35 ns and 45 ns Speed Bins		
				Changed t_{DOE} from 15 and 22 ns to 18 and 22 ns for the 35 and 45 ns Speed Bins respectively Changed t_{HZOE} , t_{HZBE} and t_{HZWE} from 12 and 15 ns to 15 and 18 ns for the 35 and 45 ns		
				Speed Bins respectively Changed t _{HZCE} from 12 and 15 ns to 18 and 22 ns for the 35 and 45 ns Speed Bins respectively		
				Changed t_{SCE} , t_{AW_1} and t_{BW} from 25 and 40 ns to 30 and 35 ns for the 35 and 45 ns Speed Bins respectively		
				Changed t_{SD} from 15 and 20 ns to 18 and 22 ns for the 35 and 45 ns Speed Bins respectively Added Pb-Free Package Information		
*B	444306	See ECN	NXR	Converted from Preliminary to Final		
				Removed 35 ns speed bin		
				Removed "L" bin		
				Changed ball E3 from DNU to NC		
				Removed redundant footnote on DNU Modified Maximum Ratings spec for Supply Voltage and DC Input Voltage from 2.4V to 2.45V Changed the I_{CC} Typ value from 16 mA to 18 mA and I_{CC} Max value from 28 mA to 25 mA for		
				test condition $f = fax = 1/t_{RC}$		
				Changed the I _{CC} Max value from 2.3 mA to 3 mA for test condition f = 1MHz		
				Changed the I_{SB1} and I_{SB2} Max value from 4.5 μA to 8 μA and Typ value from 0.9 μA to 2 μA		
				respectively		
				Updated Thermal Resistance table Changed Test Load Capacitance from 50 pF to 30 pF		
				Added Typ value for I _{CCDR}		
				Changed the I _{CCDR} Max value from 4.5 μA to 3 μA		
				Corrected t _R in Data Retention Characteristics from 100 μs to t _{RC} ns		
				Changed t _{LZOE} from 3 to 5		
				Changed t _{LZCF} from 6 to 10		
				Changed t _{HZCE} from 22 to 18		
				Changed t _{LZBE} from 6 to 5		
				Changed t _{PWE} from 30 to 35		
				Changed t _{SD} from 22 to 25		
				Changed t _{LZWE} from 6 to 10		
				Added footnote #13		
				Updated the ordering Information and replaced the Package Name column with Package Diagram		
*C	571786	See ECN	VKN	Replaced 45ns speed bin with 55ns		
*D	908120	See ECN	VKN	Added footnote #7 related to I _{SB2} Added footnote #12 related AC timing parameters		
*E	2934396	06/03/10	VKN	Added footnote #23 related to chip enable Updated package diagram and template		



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products

Automotive cypress.com/go/automotive Clocks & Buffers cypress.com/go/clocks Interface cypress.com/go/interface cypress.com/go/powerpsoc

cypress.com/go/plc
Memory cypress.com/go/memory
Optical & Image Sensing cypress.com/go/image
PSoC cypress.com/go/psoc
Touch Sensing cypress.com/go/touch
USB Controllers cypress.com/go/USB
Wireless/RF cypress.com/go/wireless

PSoC Solutions

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 5

© Cypress Semiconductor Corporation, 2004-2010. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document #: 38-05490 Rev. *E

Revised June 3, 2010

Page 14 of 14