# CY74FCT2543T 8-BIT LATCHED TRANSCEIVER WITH 3-STATE OUTPUTS

SCCS042C - SEPTEMBER 1994 - REVISED NOVEMBER 2001

24 VCC

22 B<sub>0</sub>

21 B1

20 B<sub>2</sub>

19 B<sub>3</sub>

18 B<sub>4</sub>

17 B<sub>5</sub>

16 B<sub>6</sub>

15 B<sub>7</sub>

13

14 LEAB

OEAB

23 CEBA

Q OR SO PACKAGE (TOP VIEW)

LEBA

OEBA [

2

А<sub>0</sub> [] з

A<sub>1</sub> 4

A<sub>2</sub> 5

A<sub>4</sub> [] 7

A<sub>5</sub> 8

A<sub>6</sub> 🛛 9

А7Ц

CEAB 11

GND [

10

12

A<sub>3</sub> 6

- Function and Pinout Compatible With FCT and F Logic
- 25-Ω Output Series Resistors to Reduce Transmission-Line Reflection Noise
- Reduced V<sub>OH</sub> (Typically = 3.3 V) Versions of Equivalent FCT Functions
- Edge-Rate Control Circuitry for Significantly Improved Noise Characteristics
- I<sub>off</sub> Supports Partial-Power-Down Mode Operation
- Matched Rise and Fall Times
- Fully Compatible With TTL Input and Output Logic Levels
- 12-mA Output Sink Current
  15-mA Output Source Current
- Separation Controls for Data Flow in Each Direction
- Back-to-Back Latches for Storage
- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)
    - 1000-V Charged-Device Model (C101)
- 3-State Outputs

## description

The CY74FCT2543T octal latched transceiver contains two sets of eight D-type latches. Separate latch enable (LEAB, LEBA) and output enable (OEAB, OEBA) inputs permit each latch set to have independent control of inputting and outputting in either direction of data flow. For example, for data flow from A to B, the A-to-B enable (CEAB) input must be low to enter data from A or to take data from B, as indicated in the function table. With CEAB low, a low signal on the A-to-B latch enable (LEAB) input makes the A-to-B latches transparent; a subsequent low-to-high transition of LEAB puts the A latches in the storage mode and their outputs no longer change with the A inputs. With CEAB and OEAB both low, the 3-state B output buffers are active and reflect data present at the output of the A latches. Control of data from B to A is similar, but uses CEAB, LEAB, and OEAB inputs. On-chip termination resistors at the outputs reduce system noise caused by reflections. The CY74FCT2543T can replace the CY74FCT543T to reduce noise in an existing design.

This device is fully specified for partial-power-down applications using I<sub>off</sub>. The I<sub>off</sub> circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 2001, Texas Instruments Incorporated

## CY74FCT2543T 8-BIT LATCHED TRANSCEIVER WITH 3-STATE OUTPUTS SCCS042C - SEPTEMBER 1994 - REVISED NOVEMBER 2001

PIN DESCRIPTION

NAME	DESCRIPTION							
OEAB	A-to-B output-enable input (active low)							
OEBA	B-to-A output-enable input (active low)							
CEAB	A-to-B enable input (active low)							
CEBA	B-to-A enable input (active low)							
LEAB	A-to-B latch-enable input (active low)							
LEBA	B-to-A latch-enable input (active low)							
А	A-to-B data inputs or B-to-A 3-state outputs							
В	B-to-A data inputs or A-to-B 3-state outputs							

### **ORDERING INFORMATION**

TA	PACI	(AGE <sup>†</sup>	SPEED (ns)	ORDERABLE PART NUMBER	TOP-SIDE MARKING
	QSOP – Q	Tape and reel	5.3	CY74FCT2543CTQCT	FCT2543C
	SOIC – SO	Tube	5.3	CY74FCT2543CTSOC	FCT2543C
		Tape and reel	5.3	CY74FCT2543CTSOCT	FC12543C
–40°C to 85°C	QSOP – Q	Tape and reel	6.5	CY74FCT2543ATQCT	FCT2543A
	SOIC – SO	Tube	6.5	CY74FCT2543ATSOC	FCT2543A
	5010 - 50	Tape and reel	6.5	CY74FCT2543ATSOCT	FC12543A
	QSOP – Q	Tape and reel	8.5	CY74FCT2543TQCT	FCT2543

<sup>†</sup>Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

#### **FUNCTION TABLE**

	INPUTS		LATCH	OUTPUT		
CEAB	LEAB	OEAB	А-ТО-В‡	В		
Н	Х	Х	Storing	Z		
х	Н	Х	Storing	Х		
х	Х	Н	х	Z		
L	L	L	Transparent	Current A inputs		
L	Н	L	Storing	Previous A inputs		

<sup>‡</sup>Before LEAB low-to-high transition


H = High logic level, L = Low logic level, X = Don't care,

Z = High-impedance state

A-to- $\overline{B}$  data flow shown; B-to-A is the same, except using  $\overline{CEBA}$ ,  $\overline{LEBA}$ , and  $\overline{OEBA}$ .



## functional block diagram



### absolute maximum rating over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range to ground potential	–0.5 V to 7 V
DC input voltage range	–0.5 V to 7 V
DC output voltage range	–0.5 V to 7 V
DC output current (maximum sink current/pin)	120 mA
Package thermal impedance, $\theta_{JA}$ (see Note 1): Q package	61°C/W
SO package	46°C/W
Ambient temperature range with power applied, T <sub>A</sub>	–65°C to 135°C
Storage temperature range, T <sub>stg</sub>	−65°C to 150°C
•	

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The package thermal impedance is calculated in accordance with JESD 51-7.

## recommended operating conditions (see Note 2)

		MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4.75	5	5.25	V
VIH	High-level input voltage	2			V
VIL	Low-level input voltage			0.8	V
ЮН	High-level output current			-15	mA
I <sub>OL</sub>	Low-level output current			12	mA
TA	Operating free-air temperature	-40		85	°C

NOTE 2: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation.



# CY74FCT2543T 8-BIT LATCHED TRANSCEIVER WITH 3-STATE OUTPUTS

SCCS042C - SEPTEMBER 1994 - REVISED NOVEMBER 2001

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP†	MAX	UNIT
VIK	V <sub>CC</sub> = 4.75 V,	I <sub>IN</sub> = -18 mA		-0.7	-1.2	V	
VOH	V <sub>CC</sub> = 4.75 V,	I <sub>OH</sub> = -15 mA	2.4	3.3		V	
VOL	V <sub>CC</sub> = 4.75 V,	I <sub>OL</sub> = 12 mA			0.3	0.55	V
R <sub>out</sub>	V <sub>CC</sub> = 4.75 V,	I <sub>OL</sub> = 12 mA		20	25	40	Ω
V <sub>hys</sub>	All inputs				0.2		V
IН	V <sub>CC</sub> = 5.25 V	$V_{IN} = V_{CC}$ $V_{IN} = 2.7 V$			5 ±1	μA	
١ <sub>IL</sub>	V <sub>CC</sub> = 5.25 V,	$V_{IN} = 0.5 V$				±1	μA
IOZH	$V_{\rm CC} = 5.25  \text{V},$	V <sub>OUT</sub> = 2.7 V			15	μA	
IOZL	V <sub>CC</sub> = 5.25 V,	V <sub>OUT</sub> = 0.5 V			-15	μA	
los‡	V <sub>CC</sub> = 5.25 V,	V <sub>OUT</sub> = 0 V	-60	-120	-225	mA	
l <sub>off</sub>	V <sub>CC</sub> = 0 V,	V <sub>OUT</sub> = 4.5 V			±1	μA	
ICC	V <sub>CC</sub> = 5.25 V,	$V_{IN} \leq 0.2V$ ,	$V_{IN} \ge V_{CC} - 0.2 V$		0.1	0.2	mA
∆ICC	V <sub>CC</sub> = 5.25 V, V <sub>IN</sub> = 3.4 V§, f		0.5	2	mA		
ICCD	$\frac{V_{CC}}{CEAB} = 5.25 \text{ V}, \text{ One input switc} \\ \overline{CEAB} \text{ and } \overline{OEAB} = LOW, \overline{CEE} \\ V_{IN} \le 0.2 \text{ V or } V_{IN} \ge V_{CC} - 0 \\ \end{array}$	BA = HIGH,	utputs open,		0.06	1.2	mA/ MHz
	V <sub>CC</sub> = 5.25 V, f <sub>0</sub> = 10 MHz,	One bit switching at f <sub>1</sub> = 5 MHz	$\begin{array}{l} V_{IN} \leq 0.2 \ V \ or \\ V_{IN} \geq V_{CC} - 0.2 \ V \end{array}$		0.7	1.4	
1-#	Outputs open, $\overline{CEAR}$ and $\overline{OEAR} = 1.0W$	at 50% duty cycle	$V_{IN} = 3.4 \text{ V or GND}$		1.2	3.4	
۱ <i>۲</i>	$I_{C}^{\#}$ $\overline{CEAB} \text{ and } \overline{OEAB} = LOW,$ $\overline{CEBA} = HIGH,$ $f_{0} = \overline{LEAB} = 10 \text{ MHz}$	Eight bits switching at f <sub>1</sub> = 5 MHz	$\begin{array}{l} V_{IN} \leq 0.2 \ V \ or \\ V_{IN} \geq V_{CC} - 0.2 \ V \end{array}$		2.8	5.6	mA
		at 50% duty cycle	$V_{IN} = 3.4 \text{ V or GND}$		5.1	14.6	
Ci					5	10	pF
Co					9	12	pF

<sup>†</sup> Typical values are at  $V_{CC} = 5 V$ ,  $T_A = 25^{\circ}C$ .

<sup>‡</sup> Not more than one output should be shorted at a time. Duration of short should not exceed one second. The use of high-speed test apparatus and/or sample-and-hold techniques are preferable to minimize internal chip heating and more accurately reflect operational values. Otherwise, prolonged shorting of a high output can raise the chip temperature well above normal and cause invalid readings in other parametric tests. In any sequence of parameter tests, IOS tests should be performed last.

§ Per TTL-driven input ( $V_{IN}$  = 3.4 V); all other inputs at V<sub>CC</sub> or GND

- This parameter is derived for use in total power-supply calculations.
- <sup>#</sup>IC  $= I_{CC} + \Delta I_{CC} \times D_H \times N_T + I_{CCD} (f_0/2 + f_1 \times N_1)$
- Where:
- = Total supply current IC
- I<sub>CC</sub> = Power-supply current with CMOS input levels
- $\Delta I_{CC}$  = Power-supply current for a TTL high input (VIN = 3.4 V)
- D<sub>H</sub> = Duty cycle for TTL inputs high
- NT = Number of TTL inputs at DH
- I<sub>CCD</sub> = Dynamic current caused by an input transition pair (HLH or LHL)
- = Clock frequency for registered devices, otherwise zero fo
- = Input signal frequency f1
- = Number of inputs changing at f1 N1

All currents are in milliamperes and all frequencies are in megahertz.

I Values for these conditions are examples of the ICC formula.



# timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

		METER	CY74FC	T2543T	CY74FCT2543AT		CY74FCT2543CT		UNIT
	FARA	MIN	MAX	MIN	MAX	MIN	MAX	UNIT	
tw	Pulse duration, LEBA or	5		5		5		ns	
t <sub>su</sub>	Setup time, high or low	A or B before $\overline{\text{LEBA}}\downarrow$ or $\overline{\text{LEAB}}\downarrow$	2		2		2		ns
<sup>t</sup> h	Hold time, high or low	A or B after $\overline{\text{LEBA}}\downarrow$ or $\overline{\text{LEAB}}\downarrow$	2		2		2		ns


# switching characteristics over operating free-air temperature range (see Figure 1)

PARAMETER	FROM	то	CY74FC	T2543T	CY74FCT	2543AT	CY74FCT2543CT		UNIT
PARAMETER	(INPUT)	(OUTPUT)	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
<sup>t</sup> PLH	A or B	B or A	2.5	8.5	2.5	6.5	2.5	5.5	ns
<sup>t</sup> PHL	AUB	BOIX	2.5	0.0	2.5	0.5	2.0	0.0	115
<sup>t</sup> PLH	LEBA or LEAB	A or B	2.5	12.5	2.5	8	2.5	7	ns
<sup>t</sup> PHL		AOLP	2.5	12.5	2.5	0	2.0	'	115
<sup>t</sup> PZH	OEBA or OEAB	A or B	2	12	2	9	2	8	ns
<sup>t</sup> PZL		AUD	2	12	2	9	2	8	110
<sup>t</sup> PZH		A or B	2	12	2	9	2	8	20
<sup>t</sup> PZL	CEBA or CEAB	AOLP	2	12	2	9	2	8	ns
<sup>t</sup> PHZ	0504	A at D	2	9	2	7.5	2	6.5	
<sup>t</sup> PLZ	OEBA or OEAB	A or B	2	9	2	7.5	2	6.5	ns
<sup>t</sup> PHZ	CEBA or CEAB	A or P	2	9	2	7.5	2	6.5	
<sup>t</sup> PLZ		A or B	2	9	2	7.5	2	6.5	ns



# CY74FCT2543T 8-BIT LATCHED TRANSCEIVER WITH 3-STATE OUTPUTS

SCCS042C - SEPTEMBER 1994 - REVISED NOVEMBER 2001



PARAMETER MEASUREMENT INFORMATION

- NOTES: A. C<sub>L</sub> includes probe and jig capacitance.
  - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
     C. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms





www.ti.com

## **PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/ Ball Finish	MSL Peak Temp <sup>(3)</sup>	Samples (Requires Login)
74FCT2543ATSOCTE4	ACTIVE	SOIC	DW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	Purchase Samples
74FCT2543ATSOCTG4	ACTIVE	SOIC	DW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	Purchase Samples
CY74FCT2543ATQCT	ACTIVE	SSOP/QSOP	DBQ	24	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	Contact TI Distributor or Sales Office
CY74FCT2543ATQCTE4	ACTIVE	SSOP/QSOP	DBQ	24	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	Request Free Samples
CY74FCT2543ATQCTG4	ACTIVE	SSOP/QSOP	DBQ	24	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	Request Free Samples
CY74FCT2543ATSOC	ACTIVE	SOIC	DW	24	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	Purchase Samples
CY74FCT2543ATSOCE4	ACTIVE	SOIC	DW	24	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	Purchase Samples
CY74FCT2543ATSOCG4	ACTIVE	SOIC	DW	24	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	Purchase Samples
CY74FCT2543ATSOCT	ACTIVE	SOIC	DW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	Purchase Samples
CY74FCT2543CTQCT	ACTIVE	SSOP/QSOP	DBQ	24	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	Purchase Samples
CY74FCT2543CTQCTE4	ACTIVE	SSOP/QSOP	DBQ	24	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	Purchase Samples
CY74FCT2543CTQCTG4	ACTIVE	SSOP/QSOP	DBQ	24	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	Purchase Samples
CY74FCT2543CTSOC	ACTIVE	SOIC	DW	24	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	Purchase Samples
CY74FCT2543CTSOCE4	ACTIVE	SOIC	DW	24	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	Purchase Samples
CY74FCT2543CTSOCG4	ACTIVE	SOIC	DW	24	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	Purchase Samples

<sup>(1)</sup> The marketing status values are defined as follows: **ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect. NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.



www.ti.com

28-Aug-2010

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available. **OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between

the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


# **PACKAGE MATERIALS INFORMATION**

www.ti.com

Texas Instruments

## **TAPE AND REEL INFORMATION**





# QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CY74FCT2543ATQCT	SSOP/ QSOP	DBQ	24	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
CY74FCT2543ATSOCT	SOIC	DW	24	2000	330.0	24.4	10.75	15.7	2.7	12.0	24.0	Q1
CY74FCT2543CTQCT	SSOP/ QSOP	DBQ	24	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1

TEXAS INSTRUMENTS

www.ti.com

# PACKAGE MATERIALS INFORMATION

23-Jul-2010



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CY74FCT2543ATQCT	SSOP/QSOP	DBQ	24	2500	346.0	346.0	33.0
CY74FCT2543ATSOCT	SOIC	DW	24	2000	346.0	346.0	41.0
CY74FCT2543CTQCT	SSOP/QSOP	DBQ	24	2500	346.0	346.0	33.0

DW (R-PDSO-G24)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-013 variation AD.



DBQ (R-PDSO-G24)

PLASTIC SMALL-OUTLINE PACKAGE




NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15) per side.

D. Falls within JEDEC MO-137 variation AE.





NOTES:

- A. All linear dimensions are in millimeters.B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.



### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DLP® Products	www.dlp.com	Communications and Telecom	www.ti.com/communications
DSP	dsp.ti.com	Computers and Peripherals	www.ti.com/computers
Clocks and Timers	www.ti.com/clocks	Consumer Electronics	www.ti.com/consumer-apps
Interface	interface.ti.com	Energy	www.ti.com/energy
Logic	logic.ti.com	Industrial	www.ti.com/industrial
Power Mgmt	power.ti.com	Medical	www.ti.com/medical
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
RFID	www.ti-rfid.com	Space, Avionics & Defense	www.ti.com/space-avionics-defense
RF/IF and ZigBee® Solutions	www.ti.com/lprf	Video and Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless-apps

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2010, Texas Instruments Incorporated