

# 256K x 16 Static RAM

#### **Features**

- · High speed
  - t<sub>AA</sub> = 12 ns
- · Low active power
  - 1540 mW (max.)
- · Low CMOS standby power (L version)
  - 2.75 mW (max.)
- 2.0V Data Retention (400 μW at 2.0V retention)
- · Automatic power-down when deselected
- TTL-compatible inputs and outputs
- Easy memory expansion with CE and OE features

## **Functional Description**

The CY7C1041B is a high-performance CMOS static RAM organized as 262,144 words by 16 bits.


Writing to the device is accomplished by taking Chip Enable (CE) and Write Enable (WE) inputs LOW. If Byte Low Enable

 $\overline{(BLE)}$  is LOW, then data from I/O pins (I/O $_0$  through I/O $_7$ ), is written into the location specified on the address pins (A $_0$  through A $_{17}$ ). If Byte High Enable (BHE) is LOW, then data from I/O pins (I/O $_8$  through I/O $_{15}$ ) is written into the location specified on the address pins (A $_0$  through A $_{17}$ ).

Reading from the device is accomplished by taking Chip Enable ( $\overline{\text{CE}}$ ) and Output Enable ( $\overline{\text{OE}}$ ) LOW while forcing the Write Enable ( $\overline{\text{WE}}$ ) HIGH. If Byte Low Enable ( $\overline{\text{BLE}}$ ) is LOW, then data from the memory location specified by the address pins will appear on I/O $_0$  to I/O $_7$ . If Byte High Enable ( $\overline{\text{BHE}}$ ) is LOW, then data from memory will appear on I/O $_8$  to I/O $_{15}$ . See the truth table at the back of this data sheet for a complete description of read and write modes.

The input/output pins (I/O $_0$  through I/O $_{15}$ ) are placed in a high-impedance state when the device is deselected (CE HIGH), the outputs are disabled (OE HIGH), the BHE and BLE are disabled (BHE, BLE HIGH), or during a write operation (CE LOW, and WE LOW).

The CY7C1041B is available in a standard 44-pin 400-mil-wide body width SOJ and 44-pin TSOP II package with center power and ground (revolutionary) pinout.





## **Selection Guide**

		7C1041B-12	7C1041B-15	7C1041B-17	7C1041B-20	7C1041B-25	Unit
Maximum Access Time		12	15	17	20	25	ns
aximum Operating Current Com'l		200	190	180	170	160	mA
	Ind'l	220	210	200	190	180	
Maximum CMOS Standby	Com'l	3	3	3	3	3	mA
Current	Com'l L	-	0.5	0.5	0.5	0.5	
	Ind'l	-	6	6	6	6	

## **Maximum Ratings**

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature .....-65°C to +150°C

Ambient Temperature with

Power Applied ......55°C to +125°C

Supply Voltage on  $V_{CC}$  to Relative  $GND^{[1]}$  .... –0.5V to +7.0V

DC Voltage Applied to Outputs in High Z State  $^{[1]}$  .....-0.5V to  $^{V}$  CC + 0.5V

## DC Input Voltage<sup>[1]</sup>......-0.5V to V<sub>CC</sub> + 0.5V Current into Outputs (LOW).......20 mA

## **Operating Range**

Range	Ambient Temperature <sup>[2]</sup>	V <sub>cc</sub>
Commercial	0°C to +70°C	5V ± 0.5
Industrial	–40°C to +85°C	

## **Electrical Characteristics** Over the Operating Range

				7C10	41B-12	7C10	41B-15	7C1041B-17		
Parameter	Description	Test Conditi	Test Conditions		Max.	Min.	Max.	Min.	Max.	Unit
V <sub>OH</sub>	Output HIGH Voltage	$V_{CC}$ = Min., $I_{OH}$ = $-4$	.0 mA	2.4		2.4		2.4		V
V <sub>OL</sub>	Output LOW Voltage	$V_{CC} = Min., I_{OL} = 8.0$	) mA		0.4		0.4		0.4	V
V <sub>IH</sub>	Input HIGH Voltage		2.2	V <sub>CC</sub> + 0.5	2.2	V <sub>CC</sub> + 0.5	2.2	V <sub>CC</sub> + 0.5	V	
$V_{IL}$	Input LOW Voltage <sup>[1]</sup>		-0.5	8.0	-0.5	0.8	-0.5	0.8	V	
I <sub>IX</sub>	Input Load Current	$GND \le V_1 \le V_{CC}$	<b>–</b> 1	+1	-1	+1	-1	+1	mA	
I <sub>OZ</sub>	Output Leakage Current	$GND \leq V_{OUT} \leq V_{CC},$ Output Disabled		-1	+1	-1	+1	-1	+1	mA
I <sub>CC</sub>	V <sub>CC</sub> Operating	V <sub>CC</sub> = Max.,	Com'l		200		190		180	mA
	Supply Current	$f = f_{MAX} = 1/t_{RC}$	Ind'l		220		210		200	mA
I <sub>SB1</sub>	Automatic CE Power-Down Current —TTL Inputs	$\begin{aligned} &\text{Max. V}_{CC}, \overline{CE} \geq V_{IH} \\ &V_{IN} \geq V_{IH} \text{ or } \\ &V_{IN} \leq V_{IL}, f = f_{MAX} \end{aligned}$			40		40		40	mA
I <sub>SB2</sub>	Automatic CE	Max. V <sub>CC</sub> ,	Com'l		3		3		3	mA
	Power-Down Current —CMOS Inputs	$CE \ge V_{CC} - 0.3V$ , $V_{IN} \ge V_{CC} - 0.3V$ ,	Com'l L		-		0.5		0.5	mA
	- Cinco inputo	or $V_{IN} \le 0.3V$ , f = 0	Ind'l		-		6		6	mA

**Notes:** 1.  $V_{IL}$  (min.) = -2.0V for pulse durations of less than 20 ns.

<sup>2.</sup> T<sub>A</sub> is the case temperature.




## **Electrical Characteristics** Over the Operating Range (continued)


		Test Condition	ons	7C1	041B-20	7C1	041B-25	
Parameter	Description			Min.	Max.	Min.	Max.	Unit
V <sub>OH</sub>	Output HIGH Voltage	$V_{CC} = Min., I_{OH} = -4.0$	) mA	2.4		2.4		V
V <sub>OL</sub>	Output LOW Voltage	$V_{CC} = Min., I_{OL} = 8.0$	mA		0.4		0.4	V
$V_{IH}$	Input HIGH Voltage			2.2	V <sub>CC</sub> + 0.5	2.2	V <sub>CC</sub> + 0.5	V
$V_{IL}$	Input LOW Voltage <sup>[1]</sup>			-0.5	0.8	-0.5	0.8	V
I <sub>IX</sub>	Input Load Current	$GND \le V_I \le V_{CC}$	-1	+1	-1	+1	mA	
I <sub>OZ</sub>	Output Leakage Current	$\begin{aligned} & \text{GND} \leq \text{V}_{\text{OUT}} \leq \text{V}_{\text{CC}}, \\ & \text{Output Disabled} \end{aligned}$		<b>–</b> 1	+1	<b>–</b> 1	+1	mA
I <sub>CC</sub>	V <sub>CC</sub> Operating	V <sub>CC</sub> = Max.,	Com'l		170		160	mΑ
	Supply Current	$f = f_{MAX} = 1/t_{RC}$	Ind'l		190		180	mA
I <sub>SB1</sub>	Automatic CE Power-Down Current —TTL Inputs	$\begin{aligned} &\text{Max. V}_{CC}, \overline{CE} \ge V_{IH} \\ &V_{IN} \ge V_{IH} \text{ or } \\ &V_{IN} \le V_{IL}, f = f_{MAX} \end{aligned}$			40		40	mA
I <sub>SB2</sub>	Automatic CE	Max. V <sub>CC</sub> ,	Com'l		3		3	mA
	Power-Down Current —CMOS Inputs	$CE \ge V_{CC} - 0.3V$ , $V_{IN} \ge V_{CC} - 0.3V$ ,	Com'l L		0.5		0.5	mA
	— GiviOo iriputa	or $V_{IN} \le V_{CC} = 0.3V$ , $f = 0$	Ind'l		6		6	mA

# Capacitance<sup>[3]</sup>

Parameter	Description	Test Conditions	Max.	Unit
C <sub>IN</sub>	Input Capacitance	$T_A = 25^{\circ}C, f = 1 \text{ MHz},$	8	pF
C <sub>OUT</sub>	I/O Capacitance	V <sub>CC</sub> = 5.0V	8	pF

## **AC Test Loads and Waveforms**





#### Note:

3. Tested initially and after any design or process changes that may affect these parameters.



# Switching Characteristics<sup>[4]</sup> Over the Operating Range

		7C10	41B-12	7C104	41B-15	7C104	41B-17	
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Read Cycle	;	<u>'</u>			1	•	1	1
t <sub>power</sub>	V <sub>CC</sub> (typical) to the First Access <sup>[5]</sup>	1		1		1		μS
t <sub>RC</sub>	Read Cycle Time	12		15		17		ns
t <sub>AA</sub>	Address to Data Valid		12		15		17	ns
t <sub>OHA</sub>	Data Hold from Address Change	3		3		3		ns
t <sub>ACE</sub>	CE LOW to Data Valid		12		15		17	ns
t <sub>DOE</sub>	OE LOW to Data Valid		6		7		7	ns
t <sub>LZOE</sub>	OE LOW to Low Z	0		0		0		ns
t <sub>HZOE</sub>	OE HIGH to High Z <sup>[6, 7]</sup>		6		7		7	ns
t <sub>LZCE</sub>	CE LOW to Low Z <sup>[7]</sup>	3		3		3		ns
t <sub>HZCE</sub>	CE HIGH to High Z <sup>[6, 7]</sup>		6		7		7	ns
t <sub>PU</sub>	CE LOW to Power-Up	0		0		0		ns
t <sub>PD</sub>	CE HIGH to Power-Down		12		15		17	ns
t <sub>DBE</sub>	Byte Enable to Data Valid		6		7		7	ns
t <sub>LZBE</sub>	Byte Enable to Low Z	0		0		0		ns
t <sub>HZBE</sub>	Byte Disable to High Z		6		7		7	ns
Write Cycle	<b>,</b> [8, 9]	<u>'</u>			1	•	1	1
t <sub>WC</sub>	Write Cycle Time	12		15		17		ns
t <sub>SCE</sub>	CE LOW to Write End	10		12		14		ns
t <sub>AW</sub>	Address Set-Up to Write End	10		12		14		ns
t <sub>HA</sub>	Address Hold from Write End	0		0		0		ns
t <sub>SA</sub>	Address Set-Up to Write Start	0		0		0		ns
t <sub>PWE</sub>	WE Pulse Width	10		12		14		ns
t <sub>SD</sub>	Data Set-Up to Write End	7		8		8		ns
t <sub>HD</sub>	Data Hold from Write End	0		0		0		ns
t <sub>LZWE</sub>	WE HIGH to Low Z <sup>[7]</sup>	3		3		3		ns
t <sub>HZWE</sub>	WE LOW to High Z <sup>[6, 7]</sup>		6		7		7	ns
t <sub>BW</sub>	Byte Enable to End of Write	10		12		12		ns

#### Notes:

 <sup>4.</sup> Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output loading of the specified I<sub>OL</sub>/I<sub>OH</sub> and 30-pF load capacitance.
 5. This part has a voltage regulator which steps down the voltage from 5V to 3.3V internally. t<sub>power</sub> time has to be provided initially before a read/write operation is

<sup>6.</sup> t<sub>HZOE</sub>, t<sub>HZCE</sub>, and t<sub>HZWE</sub> are specified with a load capacitance of 5 pF as in part (b) of AC Test Loads. Transition is measured ±500 mV from steady-state voltage.

At any given temperature and voltage condition, t<sub>HZCE</sub> is less than t<sub>LZOE</sub>, t<sub>HZCE</sub> is less than t<sub>LZOE</sub>, and t<sub>HZWE</sub> is less than t<sub>LZOE</sub> for any given device.
 The internal write time of the memory is defined by the overlap of CE LOW, and WE LOW. CE and WE must be LOW to initiate a write, and the transition of either of these signals can terminate the write. The input data set-up and hold timing should be referenced to the leading edge of the signal that terminates the write.
 The minimum write cycle time for Write Cycle no. 3 (WE controlled, OE LOW) is the sum of t<sub>HZWE</sub> and t<sub>SD</sub>.



# **Switching Characteristics**<sup>[4]</sup> Over the Operating Range (continued)

		7C104	11B-20	7C104	41B-25	
Parameter	Description	Min.	Max.	Min.	Max.	Unit
Read Cycle		-	•	•	•	
t <sub>power</sub>	V <sub>CC</sub> (typical) to the First Access <sup>[5]</sup>	1		1		μS
t <sub>RC</sub>	Read Cycle Time	20		25		ns
t <sub>AA</sub>	Address to Data Valid		20		25	ns
t <sub>OHA</sub>	Data Hold from Address Change	3		5		ns
t <sub>ACE</sub>	CE LOW to Data Valid		20		25	ns
t <sub>DOE</sub>	OE LOW to Data Valid		8		10	ns
t <sub>LZOE</sub>	OE LOW to Low Z	0		0		ns
t <sub>HZOE</sub>	OE HIGH to High Z <sup>[6, 7]</sup>		8		10	ns
t <sub>LZCE</sub>	CE LOW to Low Z <sup>[7]</sup>	3		5		ns
t <sub>HZCE</sub>	CE HIGH to High Z <sup>[6, 7]</sup>		8		10	ns
t <sub>PU</sub>	CE LOW to Power-Up	0		0		ns
t <sub>PD</sub>	CE HIGH to Power-Down		20		25	ns
t <sub>DBE</sub>	Byte Enable to Data Valid		8		10	ns
t <sub>LZBE</sub>	Byte Enable to Low Z	0		0		ns
t <sub>HZBE</sub>	Byte Disable to High Z		8		10	ns
WRITE CYC	<b>LE</b> <sup>[8, 9]</sup>	1		1	•	•
t <sub>WC</sub>	Write Cycle Time	20		25		ns
t <sub>SCE</sub>	CE LOW to Write End	13		15		ns
t <sub>AW</sub>	Address Set-Up to Write End	13		15		ns
t <sub>HA</sub>	Address Hold from Write End	0		0		ns
t <sub>SA</sub>	Address Set-Up to Write Start	0		0		ns
t <sub>PWE</sub>	WE Pulse Width	13		15		ns
t <sub>SD</sub>	Data Set-Up to Write End	9		10		ns
t <sub>HD</sub>	Data Hold from Write End	0		0		ns
t <sub>LZWE</sub>	WE HIGH to Low Z <sup>[7]</sup>	3		5		ns
t <sub>HZWE</sub>	WE LOW to High Z <sup>[6, 7]</sup>		8		10	ns
t <sub>BW</sub>	Byte Enable to End of Write	13		15		ns

# Data Retention Characteristics Over the Operating Range (L version only)


Parameter	Description			Conditions <sup>[11]</sup>	Min.	Max.	Unit
V <sub>DR</sub>	V <sub>CC</sub> for Data Retention				2.0		V
I <sub>CCDR</sub>	Data Retention Current	Com'l	L	$V_{CC} = V_{DR} = 3.0V$ , $CE \ge V_{CC} - 0.3V$ ,		200	mA
t <sub>CDR</sub> <sup>[3]</sup>	Chip Deselect to Data Retention Time			$V_{IN} \ge V_{CC} - 0.3V$ or $V_{IN} \le 0.3V$	0		ns
t <sub>R</sub> <sup>[10]</sup>	Operation Recovery Time				t <sub>RC</sub>		ns

### Notes:

<sup>10.</sup>  $t_r \le 3$  ns for the -12 and -15 speeds.  $t_r \le 5$  ns for the -20 and slower speeds. 11. No input may exceed  $V_{CC}$  + 0.5V.




### **Data Retention Waveform**




## **Switching Waveforms**

# Read Cycle No. 1<sup>[12, 13]</sup>



# Read Cycle No. 2 (OE Controlled)[13, 14]




### Notes:

- 12. <u>Device</u> is continuously selected. <del>OE</del>, <del>CE</del>, <del>BHE</del>, and/or <del>BHE</del> = V<sub>IL</sub>. 13. WE is HIGH for read cycle.
- 14. Address valid prior to or coincident with  $\overline{\text{CE}}$  transition LOW.




## Switching Waveforms (continued)

## Write Cycle No. 1 (CE Controlled)[15, 16]



## Write Cycle No. 2 (BLE or BHE Controlled)




<sup>15.</sup> Data I/O is high impedance if OE or BHE and/or BLE= V<sub>IH</sub>.

16. If CE goes HIGH simultaneously with WE going HIGH, the output remains in a high-impedance state.



# Switching Waveforms (continued)

# Write Cycle No. 3 (WE Controlled, OE LOW)



## **Truth Table**

CE	OE	WE	BLE	вне	I/O <sub>0</sub> –I/O <sub>7</sub>	I/O <sub>8</sub> -I/O <sub>15</sub>	Mode	Power
Н	Χ	Χ	Х	Х	High Z	High Z	Power Down	Standby (I <sub>SB</sub> )
L	L	Н	L	L	Data Out	Data Out	Read All bits	Active (I <sub>CC</sub> )
Г	L	Н	L	Н	Data Out	High Z	Read Lower bits only	Active (I <sub>CC</sub> )
L	L	Н	Н	L	High Z	Data Out	Read Upper bits only	Active (I <sub>CC</sub> )
Г	Χ	L	L	L	Data In	Data In	Write All bits	Active (I <sub>CC</sub> )
L	Χ	L	L	Н	Data In	High Z	Write Lower bits only	Active (I <sub>CC</sub> )
Г	Х	L	Н	L	High Z	Data In	Write Upper bits only	Active (I <sub>CC</sub> )
L	Н	Н	Х	Х	High Z	High Z	Selected, Outputs Disabled	Active (I <sub>CC</sub> )




# **Ordering Information**


Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
12	CY7C1041B-12VC	V34	44-Lead (400-Mil) Molded SOJ	Commercial
	CY7C1041B-12VXC	V34	44-Lead (400-Mil) Molded SOJ (Pb-free)	
	CY7C1041B-12ZC	Z44	44-Lead TSOP Type II	
	CY7C1041B-12ZXC	Z44	44-Lead TSOP Type II (Pb-free)	
15	CY7C1041B-15VC	V34	44-Lead (400-Mil) Molded SOJ	
	CY7C1041B-15VXC	V34	44-Lead (400-Mil) Molded SOJ (Pb-free)	
	CY7C1041BL-15VC	V34	44-Lead (400-Mil) Molded SOJ	
	CY7C1041B-15ZC	Z44	44-Lead TSOP Type II	
	CY7C1041B-15ZXC	Z44	44-Lead TSOP Type II (Pb-free)	
	CY7C1041BL-15ZC	Z44	44-Lead TSOP Type II	
	CY7C1041BL-15ZXC	Z44	44-Lead TSOP Type II (Pb-free)	
17	CY7C1041B-17VC	V34	44-Lead (400-Mil) Molded SOJ	
	CY7C1041BL-17VC	V34	44-Lead (400-Mil) Molded SOJ	
	CY7C1041B-17ZC	Z44	44-Lead TSOP Type II	
	CY7C1041BL-17ZC	Z44	44-Lead TSOP Type II	
20	CY7C1041B-20VC	V34	44-Lead (400-Mil) Molded SOJ	
	CY7C1041B-20VXC	V34	44-Lead (400-Mil) Molded SOJ (Pb-free)	
	CY7C1041BL-20VC	V34	44-Lead (400-Mil) Molded SOJ	
	CY7C1041BL-20VXC	V34	44-Lead (400-Mil) Molded SOJ (Pb-free)	
	CY7C1041B-20ZC	Z44	44-Lead TSOP Type II	
	CY7C1041B-20ZXC	Z44	44-Lead TSOP Type II (Pb-free)	
	CY7C1041BL-20ZC	Z44	44-Lead TSOP Type II	
25	CY7C1041B-25VC	V34	44-Lead (400-Mil) Molded SOJ	
	CY7C1041BL-25VC	V34	44-Lead (400-Mil) Molded SOJ	
	CY7C1041B-25ZC	Z44	44-Lead TSOP Type II	
	CY7C1041BL-25ZC	Z44	44-Lead TSOP Type II	
15	CY7C1041B-15ZI	Z44	44-Lead TSOP Type II	Industrial
	CY7C1041B-15ZXI	Z44	44-Lead TSOP Type II (Pb-free)	
	CY7C1041B-15VI	V34	44-Lead (400-Mil) Molded SOJ	
	CY7C1041B-15VXI	V34	44-Lead (400-Mil) Molded SOJ (Pb-free)	
17	CY7C1041B-17ZI	V34	44-Lead TSOP Type II	
	CY7C1041B-17VI	Z44	44-Lead (400-Mil) Molded SOJ	
20	CY7C1041B-20ZI	Z44	44-Lead TSOP Type II	
	CY7C1041B-20ZXI	Z44	44-Lead TSOP Type II (Pb-free)	
	CY7C1041B-20VI	Z44	44-Lead (400-Mil) Molded SOJ	
	CY7C1041B-20VXI	Z44	44-Lead (400-Mil) Molded SOJ (Pb-free)	
25	CY7C1041B-25ZI	Z44	44-Lead TSOP Type II	
	CY7C1041B-25VI	Z44	44-Lead (400-Mil) Molded SOJ	





## **Package Diagrams**

#### 44-Lead (400-Mil) Molded SOJ V34









All products and company names mentioned in this document may be the trademarks of their respective holders.



# **Document History Page**

Document Title: CY7C1041B 256K x 16 Static RAM Document Number: 38-05142							
REV.	REV.   Issue   Orig. of   Change   Description of Change						
**	** 109886 09/15/01 SZV Change from Spec number: 38-00938 to 38-05142						
*A	341401	See ECN	AJU	Added Pb-free ordering information			