

# CY7C1049B

#### Features

- · High speed
  - t<sub>AA</sub> = 12 ns
- · Low active power
- 1320 mW (max.)
- Low CMOS standby power (Commercial L version) — 2.75 mW (max.)
- 2.0V Data Retention (400 µW at 2.0V retention)
- · Automatic power-down when deselected
- TTL-compatible inputs and outputs
- Easy memory expansion with CE and OE features
- · Available in Pb-free and non Pb-free 36-Lead (400-Mil) Molded SOJ

# 512K x 8 Static RAM


#### Functional Description<sup>[1]</sup>

The CY7C1049B is a high-performance CMOS static RAM organized as 524,288 words by 8 bits. Easy memory expansion is provided by an active LOW Chip Enable (CE), an active LOW Output Enable (OE), and tri-state drivers. Writing to the device is accomplished by taking Chip Enable ( $\overline{CE}$ ) and Write Enable (WE) inputs LOW. Data on the eight I/O pins (I/On through  $I/O_7$ ) is then written into the location specified on the address pins (A<sub>0</sub> through A<sub>18</sub>).

Reading from the device is accomplished by taking Chip Enable (CE) and Output Enable (OE) LOW while forcing Write Enable (WE) HIGH. Under these conditions, the contents of the memory location specified by the address pins will appear on the I/O pins.

The eight input/output pins (I/O<sub>0</sub> through I/O<sub>7</sub>) are placed in a high-impedance state when the device is deselected (CE HIGH), the outputs are disabled (OE HIGH), or during a write operation (CE LOW, and WE LOW).

The CY7C1049B is available in a standard 400-mil-wide 36-pin SOJ package with center power and ground (revolutionary) pinout.



#### Pin Configuration

SOJ **Top View** 36 T NC A<sub>0</sub> 35 🗖 A<sub>18</sub> A<sub>1</sub> 34 🗄 A<sub>17</sub> A<sub>2</sub> 33 🗖 A<sub>16</sub> A<sub>3</sub> 32 A<sub>15</sub> A₄ 5 CE 6 I/O<sub>0</sub> I/O1 🛛 8 V<sub>CC</sub> 9 GND 10 I/O<sub>2</sub> 11 12 25 | I/O<sub>4</sub> 24 | A<sub>14</sub> I/O3 WE 13 23 A<sub>13</sub> 22 A<sub>12</sub> A<sub>5</sub> 14 A<sub>6</sub> 15 21 A<sub>11</sub> 20 A<sub>10</sub> **1**16 Ag 17 19 NC

18

#### Note:

1. For guidelines on SRAM system design, please refer to the 'System Design Guidelines' Cypress application note, available on the internet at www.cypress.com.

**Cypress Semiconductor Corporation** Document #: 38-05169 Rev. \*B

198 Champion Court •

San Jose, CA 95134-1709 ٠ 408-943-2600 Revised August 31, 2006



### **Selection Guide**

			-12	-15	-17
Maximum Access Time (ns)			12	15	17
Maximum Operating Current (mA)			240	220	195
Maximum CMOS Standby	Commercial		8	8	8
Current (mA)	Industrial		-	-	-
	Commercial	L	-	-	0.5

#### **Maximum Ratings**

(Above which the useful life may be impaired. For user guide-lines, not tested.)

Storage Temperature	65°C to +150°C
Ambient Temperature with Power Applied	–55°C to +125°C
Supply Voltage on $V_{\mbox{CC}}$ to Relative GNI	D <sup>[2]</sup> –0.5V to +7.0V
DC Voltage Applied to Outputs in High Z State <sup>[2]</sup>	
in High Z State <sup>[2]</sup>	–0.5V to V <sub>CC</sub> + 0.5V
DC Input Voltage <sup>[2]</sup>	–0.5V to V <sub>CC</sub> + 0.5V

# 

Static Discharge Voltage.....>2001V (per MIL-STD-883, Method 3015) Latch-Up Current.....>200 mA

#### **Operating Range**

Range	Ambient Temperature	v <sub>cc</sub>
Commercial	0°C to +70°C	4.5V–5.5V
Industrial	–40°C to +85°C	

#### Electrical Characteristics Over the Operating Range

Parameter	Description	Test Condit	ions	-	12	-15		-17		
				Min.	Max.	Min.	Max.	Min.	Max.	Unit
V <sub>OH</sub>	Output HIGH Voltage	$V_{CC} = Min., I_{OH} = -4$	.0 mA	2.4		2.4		2.4		V
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = Min., I <sub>OL</sub> = 8.0	) mA		0.4		0.4		0.4	V
V <sub>IH</sub>	Input HIGH Voltage				V <sub>CC</sub> + 0.3	2.2	V <sub>CC</sub> + 0.3	2.2	V <sub>CC</sub> + 0.3	V
V <sub>IL</sub>	Input LOW Voltage <sup>[2]</sup>		-0.3	0.8	-0.3	0.8	-0.3	0.3	V	
I <sub>IX</sub>	Input Leakage Current	$GND \le V_I \le V_{CC}$	-1	+1	-1	+1	-1	+1	μA	
I <sub>OZ</sub>	Output Leakage Current	$GND \leq V_{OUT} \leq V_{CC},$ Output Disabled	-1	+1	-1	+1	-1	+1	μA	
I <sub>CC</sub>	V <sub>CC</sub> Operating Supply Current	$V_{CC} = Max.$ f = f <sub>MAX</sub> = 1/t <sub>RC</sub>			240		220		195	mA
I <sub>SB1</sub>	Automatic CE Power-Down Current —TTL Inputs	$\begin{array}{l} \text{Max. } V_{\text{CC}}, \overline{\text{CE}} \geq V_{\text{IH}} \\ V_{\text{IN}} \geq V_{\text{IH}} \text{ or} \\ V_{\text{IN}} \leq V_{\text{IL}}, \text{ f} = \text{f}_{\text{MAX}} \end{array}$			40		40		40	mA
I <sub>SB2</sub>	Automatic CE	<u>Ma</u> x. V <sub>CC</sub> ,	Com'l		8		8		8	mA
	Power-Down Current —CMOS Inputs	$\overline{CE} \ge V_{CC} - 0.3V,$ $V_{IN} \ge V_{CC} - 0.3V,$	Com'l L		-		-		0.5	mA
		or $V_{IN} \le 0.3V$ , f = 0	Ind'l		-		-		8	mA

Note:


2. Minimum voltage is-2.0V for pulse durations of less than 20 ns.



## Capacitance<sup>[3]</sup>

Parameter	Description	Test Conditions	Max.	Unit
C <sub>IN</sub>	Input Capacitance	$T_A = 25^{\circ}C, f = 1 \text{ MHz},$	8	pF
C <sub>OUT</sub>	I/O Capacitance	$V_{CC} = 5.0V$	8	pF

### **AC Test Loads and Waveforms**



3. Tested initially and after any design or process changes that may affect these parameters.



#### Switching Characteristics Over the Operating Range<sup>[4]</sup>

		-	12		-15		17	
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Read Cycle	!	·						
t <sub>power</sub>	V <sub>CC</sub> (typical) to the First Access <sup>[5]</sup>			1		1		ms
t <sub>RC</sub>	Read Cycle Time	12		15		17		ns
t <sub>AA</sub>	Address to Data Valid		12		15		17	ns
t <sub>OHA</sub>	Data Hold from Address Change	3		3		3		ns
t <sub>ACE</sub>	CE LOW to Data Valid		12		15		17	ns
t <sub>DOE</sub>	OE LOW to Data Valid		6		7		8	ns
t <sub>LZOE</sub>	OE LOW to Low Z <sup>[7]</sup>	0		0		0		ns
t <sub>HZOE</sub>	OE HIGH to High Z <sup>[6, 7]</sup>		6		7		7	ns
t <sub>LZCE</sub>	CE LOW to Low Z <sup>[7]</sup>	3		3		3		ns
t <sub>HZCE</sub>	[0 71		6		7		7	ns
t <sub>PU</sub>	CE LOW to Power-Up	0		0		0		ns
t <sub>PD</sub>	CE HIGH to Power-Down		12		15		17	ns
Write Cycle	[8, 9]							
t <sub>WC</sub>	Write Cycle Time	12		15		17		ns
t <sub>SCE</sub>	CE LOW to Write End	10		12		12		ns
t <sub>AW</sub>	Address Set-Up to Write End	10		12		12		ns
t <sub>HA</sub>	Address Hold from Write End	0		0		0		ns
t <sub>SA</sub>	Address Set-Up to Write Start	0		0		0		ns
t <sub>PWE</sub>	WE Pulse Width	10		12		12		ns
t <sub>SD</sub>	Data Set-Up to Write End	7		8		8		ns
t <sub>HD</sub>	Data Hold from Write End	0		0		0		ns
t <sub>LZWE</sub>	WE HIGH to Low Z <sup>[7]</sup>	3		3		3		ns
t <sub>HZWE</sub>	WE LOW to High Z <sup>[6, 7]</sup>		6		7		8	ns

#### Data Retention Characteristics Over the Operating Range

Parameter	Description			Conditions <sup>[11]</sup>	Min.	Max.	Unit
V <sub>DR</sub>	V <sub>CC</sub> for Data Retention				2.0		V
I <sub>CCDR</sub>	Data Retention Current	Com'l	L	$\frac{V_{CC}}{CE} = V_{DR} = 2.0V,$ $CE \ge V_{CC} - 0.3V$		200	μΑ
t <sub>CDR</sub> <sup>[3]</sup>	Chip Deselect to Data Retention Time			$CE \ge V_{CC} - 0.3V$ $V_{IN} \ge V_{CC} - 0.3V$ or $V_{IN} \le 0.3V$	0		ns
t <sub>R</sub> <sup>[10]</sup>	Operation Recovery Time				t <sub>RC</sub>		ns

Notes:

<sup>4.</sup> Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output loading of the specified l<sub>OL</sub>/l<sub>OH</sub> and 30-pF load capacitance.
5. This part has a voltage regulator which steps down the voltage from 5V to 3.3V internally. t<sub>power</sub> time has to be provided initially before a read/write operation


is started.

<sup>6.</sup> t<sub>HZOE</sub>, t<sub>HZCE</sub>, and t<sub>HZWE</sub> are specified with a load capacitance of 5 pF as in part (b) of AC Test Loads. Transition is measured ±500 mV from steady-state voltage.


<sup>10.</sup> t<sub>HZOE</sub>, t<sub>HZCE</sub>, t<sub>HZOE</sub>, and t<sub>HZWE</sub> are specified with a load capacitatice of s pr as in part (b) of AC test Loads. Transition is measured ±500 mV from steady-state voltage. 7. At any given temperature and voltage condition, t<sub>HZCE</sub> is less than t<sub>LZCE</sub>, t<sub>HZOE</sub> is less than t<sub>LZOE</sub>, and t<sub>LZWE</sub> is less than t<sub>LZME</sub> for any given device. 8. The internal write time of the memory is defined by the overlap of CE LOW, and WE LOW. CE and WE must be LOW to initiate a write, and the transition of either of these signals can terminate the write. The input data set-u<u>p</u> and hold timing should be referenced to the leading edge of the signal that terminates the write. 9. The minimum write cycle time for Write Cycle no. 3 (WE controlled, OE LOW) is the sum of t<sub>HZWE</sub> and t<sub>SD</sub>. 10. t<sub>r</sub> ≤ 3 ns for all the speeds 11. No input may exceed V<sub>CC</sub> + 0.5V.




## **Data Retention Waveform**



## **Switching Waveforms**



## Read Cycle No. 2 (OE Controlled)<sup>[13, 14]</sup>




#### Notes:


12. Device is continuously selected.  $\overline{OE}$ ,  $\overline{CE} = V_{IL}$ . 13. WE is HIGH for read cycle. 14. Address valid prior to or coincident with  $\overline{CE}$  transition LOW.



#### Switching Waveforms (continued)



Write Cycle No. 2 (WE Controlled, OE HIGH During Write)<sup>[15, 16]</sup>




#### Notes:

15. Data I/O is high impedance if  $\overline{OE} = V_{IH}$ . 16. If  $\overline{CE}$  goes HIGH simultaneously with WE going HIGH, the output remains in a high-impedance state. 17. During this period the I/Os are in the output state and input signals should not be applied.



## Switching Waveforms (continued)

# Write Cycle No. 3 ( $\overline{\text{WE}}$ Controlled, $\overline{\text{OE}}$ LOW)<sup>[16]</sup>




## **Ordering Information**

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
12	CY7C1049B-12VC	51-85090	36-Lead (400-Mil) Molded SOJ	Commercial
	CY7C1049B-12VXC		36-Lead (400-Mil) Molded SOJ (Pb-free)	
15	CY7C1049B-15VC		36-Lead (400-Mil) Molded SOJ	
	CY7C1049B-15VXC		36-Lead (400-Mil) Molded SOJ (Pb-free)	
	CY7C1049B-15VI		36-Lead (400-Mil) Molded SOJ	Industrial
	CY7C1049B-15VXI		36-Lead (400-Mil) Molded SOJ (Pb-free)	
17	CY7C1049BL-17VC		36-Lead (400-Mil) Molded SOJ	Commercial



### Package Diagram



36-lead (400-Mil) Molded SOJ (51-85090)

All product and company names mentioned in this document may be the trademarks of their respective holders.

© Cypress Semiconductor Corporation, 2006. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress all risk of such use and in doing so indemnifies Cypress against all charges.



## **Document History Page**

	Document Title: CY7C1049B 512K x 8 Static RAM Document Number: 38-05169						
REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change			
**	110209	12/02/01	SZV	Change from Spec number: 38-00937 to 38-05169			
*A	116465	09/16/02	CEA	Add applications foot note to data sheet, page 1			
*В	498501	See ECN	NXR	Removed 20 ns and 25 ns speed bin Changed the description of I <sub>IX</sub> from Input Load Current to Input Leakage Current in DC Electrical Characteristics table Updated the Ordering Information Table			