

## CY7C1460AV33 CY7C1462AV33 CY7C1464AV33

# 36 Mbit (1M x 36/2M x 18/512K x 72) Pipelined SRAM with NoBL<sup>TM</sup> Architecture

## Features

- Pin compatible and functionally equivalent to ZBT
- Supports 250 MHz Bus Operations with Zero Wait States
  Available speed grades are 250, 200 and 167 MHz
- Internally self timed Output Buffer Control to eliminate the need to use Asynchronous OE
- Fully registered (inputs and outputs) for Pipelined Operation
- Byte Write Capability
- 3.3V Power Supply
- 3.3V/2.5V I/O Power Supply
- Fast Clock-to-output times □ 2.6 ns (for 250 MHz device)
- Clock Enable (CEN) Pin to suspend operation
- Synchronous self timed Writes
- CY7C1460AV33, CY7C1462AV33 available in JEDEC-standard Pb-Free 100-pin TQFP, Pb-Free and non-Pb-Free 165-ball FBGA package. CY7C1464AV33 available in Pb-Free and non-Pb-Free 209-ball FBGA package
- IEEE 1149.1 JTAG-Compatible Boundary Scan
- Burst Capability—Linear or Interleaved Burst Order
- "ZZ" Sleep Mode Option and Stop Clock Option


## **Functional Description**

The CY7C1460AV33/CY7C1462AV33/CY7C1464AV33 are 3.3V, 1M x 36/2M x 18/512K x72 Synchronous pipelined burst SRAMs with No Bus Latency<sup>TM</sup> (NoBL<sup>TM</sup>) logic, respectively. They are designed to support unlimited true back-to-back Read/Write operations with no wait states. The CY7C1460AV33/ CY7C1462AV33/CY7C1464AV33 are equipped with the advanced (NoBL) logic required to enable consecutive Read/Write operations with data being transferred on every clock cycle. This feature dramatically improves the throughput of data in systems that require frequent Write/Read transitions. The CY7C1460AV33/CY7C1462AV33/CY7C1464AV33 are pin compatible and functionally equivalent to ZBT devices.

All synchronous inputs pass through input registers controlled by the rising edge of the clock. All data outputs pass through output registers controlled by the rising edge of the clock. The clock input is qualified by the Clock Enable (CEN) signal, which when deasserted suspends operation and extends the previous clock cycle.

<u>Write</u> <u>ope</u>rations are controlled by the</u> Byte Write Selects  $(\overline{BW_a}-\underline{B}W_h \text{ for CY7C1464AV33}, \overline{BW_a}-\overline{BW_d} \text{ for CY7C1460AV33}$  and  $\overline{BW_a}-\overline{BW_b}$  for CY7C1462AV33) and a Write Enable (WE) input. All writes are conducted with on-chip synchronous self timed write circuitry.

Three synchronous Chip Enables  $(\overline{OE}_1, CE_2, \overline{CE}_3)$  and an asynchronous Output Enable  $(\overline{OE})$  provide for easy bank selection and output tristate control. To avoid bus contention, the output drivers are synchronously tristated during the data portion of a write sequence.




198 Champion Court


San Jose, CA 95134-1709 • 408-943-2600 Revised August 27, 2009



## Logic Block Diagram – CY7C1462AV33 (2M x 18)



## Logic Block Diagram – CY7C1464AV33 (512K x 72)




## **Selection Guide**

Description	250 MHz	200 MHz	167 MHz	Unit
Maximum Access Time	2.6	3.2	3.4	ns
Maximum Operating Current	475	425	375	mA
Maximum CMOS Standby Current	120	120	120	mA



## **Pin Configurations**

Figure 1. 100-Pin TQFP Pinout





## Pin Configurations (continued)

				CY70	C1460AV	′33 (1M >	< 36)				
	1	2	3	4	5	6	7	8	9	10	11
Α	NC/576M	А	CE <sub>1</sub>	BWc	$\overline{BW}_{b}$	CE <sub>3</sub>	CEN	ADV/LD	Α	А	NC
В	NC/1G	А	CE2	BWd	BWa	CLK	WE	OE	А	А	NC
С	DQP <sub>c</sub>	NC	V <sub>DDQ</sub>	V <sub>SS</sub>	V <sub>SS</sub>	$V_{SS}$	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DDQ</sub>	NC	DQPb
D	DQ <sub>c</sub>	DQ <sub>c</sub>	$V_{DDQ}$	V <sub>DD</sub>	V <sub>SS</sub>	$V_{SS}$	$V_{SS}$	V <sub>DD</sub>	$V_{DDQ}$	$DQ_b$	DQb
Е	DQ <sub>c</sub>	DQ <sub>c</sub>	V <sub>DDQ</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub>	$V_{DDQ}$	$DQ_b$	DQb
F	$DQ_{c}$	DQ <sub>c</sub>	$V_{DDQ}$	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>	$DQ_b$	DQb
G	DQ <sub>c</sub>	DQ <sub>c</sub>	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	V <sub>DD</sub>	V <sub>DDQ</sub>	$DQ_b$	DQb
Н	NC	NC	NC	$V_{DD}$	V <sub>SS</sub>	V <sub>SS</sub>	$V_{SS}$	V <sub>DD</sub>	NC	NC	ZZ
J	DQd	DQ <sub>d</sub>	V <sub>DDQ</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>	$DQ_{a}$	DQa
K	DQd	DQ <sub>d</sub>	$V_{DDQ}$	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>	DQa	DQa
L	DQd	DQ <sub>d</sub>	$V_{DDQ}$	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub>	$V_{DDQ}$	DQa	DQa
Μ	DQ <sub>d</sub>	DQ <sub>d</sub>	$V_{DDQ}$	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub>	$V_{DDQ}$	$DQ_{a}$	DQa
Ν	DQP <sub>d</sub>	NC	$V_{DDQ}$	V <sub>SS</sub>	NC	NC	NC	V <sub>SS</sub>	$V_{DDQ}$	NC	DQPa
Р	NC/144M	NC/72M	А	А	TDI	A1	TDO	А	Α	А	NC/288M
R	MODE	А	А	А	TMS	A0	TCK	А	А	А	А
				CY	7C1462A	V33 (2M	× 18)				
	1	2	3	4	5	6	7	8	9	10	11
Α	NC/576M	А	CE <sub>1</sub>	BWb	NC	CE <sub>3</sub>	CEN	ADV/LD	А	А	А
В	NC/1G	А	CE2	NC	BWa	CLK	WE	OE	А	А	NC
С	NC	NC	$V_{DDQ}$	V <sub>SS</sub>	V <sub>SS</sub>	$V_{SS}$	V <sub>SS</sub>	V <sub>SS</sub>	$V_{DDQ}$	NC	DQPa
D	NC	DQb	V <sub>DDQ</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>	NC	DQa
Е	NC	DQb	$V_{DDQ}$	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub>	$V_{DDQ}$	NC	DQa
F	NC	DQb	V <sub>DDQ</sub>	V <sub>DD</sub>	V <sub>SS</sub>	$V_{SS}$	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>	NC	DQa
G	NC	DQb	$V_{DDQ}$	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub>	$V_{DDQ}$	NC	DQa
Н	NC	NC	NC	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub>	NC	NC	ZZ
J	DQb	NC	$V_{DDQ}$	V <sub>DD</sub>	V <sub>SS</sub>	$V_{SS}$	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>	$DQ_{a}$	NC
Κ	DQb	NC	$V_{DDQ}$	V <sub>DD</sub>	V <sub>SS</sub>	$V_{SS}$	V <sub>SS</sub>	V <sub>DD</sub>	$V_{DDQ}$	$DQ_{a}$	NC
L	DQb	NC	$V_{DDQ}$	V <sub>DD</sub>	V <sub>SS</sub>	$V_{SS}$	V <sub>SS</sub>	V <sub>DD</sub>	$V_{DDQ}$	$DQ_{a}$	NC
Μ	DQb	NC	$V_{DDQ}$	V <sub>DD</sub>	V <sub>SS</sub>	$V_{SS}$	V <sub>SS</sub>	V <sub>DD</sub>	$V_{DDQ}$	$DQ_{a}$	NC
Ν	DQPb	NC	$V_{DDQ}$	V <sub>SS</sub>	NC	NC	NC	V <sub>SS</sub>	$V_{DDQ}$	NC	NC
					TDI		TDO	٨			
Р	NC/144M	NC/72M	А	A	TDI	A1	TDO	A	А	А	NC/288M

## CY7C1460AV33 (1M × 36)



## Pin Configurations (continued)

Figure 3. 209-ball FBGA (14 x 22 x 1.76 mm)

	1	2	3	4	5	6	7	8	9	10	11
Α	DQg	DQg	А	CE <sub>2</sub>	А	ADV/LD	А	$\overline{CE}_3$	А	DQb	DQb
В	DQg	DQg	BWS <sub>c</sub>	BWSg	NC	WE	А	BWSb	BWS <sub>f</sub>	DQb	DQb
С	DQg	DQg	BWSh	BWSd	NC/576M	CE <sub>1</sub>	NC	BWS <sub>e</sub>	BWSa	DQb	DQb
D	DQg	DQg	V <sub>SS</sub>	NC	NC/1G	OE	NC	NC	V <sub>SS</sub>	DQb	DQb
E	DQPg	DQPc	V <sub>DDQ</sub>	$V_{DDQ}$	V <sub>DD</sub>	V <sub>DD</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>	V <sub>DDQ</sub>	DQPf	DQPb
F	DQc	DQc	V <sub>SS</sub>	$V_{SS}$	V <sub>SS</sub>	NC	$V_{SS}$	V <sub>SS</sub>	V <sub>SS</sub>	DQf	DQf
G	DQc	DQc	V <sub>DDQ</sub>	$V_{DDQ}$	V <sub>DD</sub>	NC	$V_{DD}$	V <sub>DDQ</sub>	V <sub>DDQ</sub>	DQf	DQf
Н	DQc	DQc	V <sub>SS</sub>	$V_{SS}$	V <sub>SS</sub>	NC	$V_{SS}$	V <sub>SS</sub>	V <sub>SS</sub>	DQf	DQf
J	DQc	DQc	V <sub>DDQ</sub>	$V_{DDQ}$	V <sub>DD</sub>	NC	V <sub>DD</sub>	V <sub>DDQ</sub>	V <sub>DDQ</sub>	DQf	DQf
К	NC	NC	CLK	NC	V <sub>SS</sub>	CEN	$V_{SS}$	NC	NC	NC	NC
L	DQh	DQh	V <sub>DDQ</sub>	$V_{DDQ}$	V <sub>DD</sub>	NC	$V_{DD}$	V <sub>DDQ</sub>	V <sub>DDQ</sub>	DQa	DQa
М	DQh	DQh	V <sub>SS</sub>	$V_{SS}$	V <sub>SS</sub>	NC	$V_{SS}$	V <sub>SS</sub>	V <sub>SS</sub>	DQa	DQa
N	DQh	DQh	V <sub>DDQ</sub>	$V_{DDQ}$	V <sub>DD</sub>	NC	$V_{DD}$	V <sub>DDQ</sub>	V <sub>DDQ</sub>	DQa	DQa
Р	DQh	DQh	V <sub>SS</sub>	$V_{SS}$	V <sub>SS</sub>	ZZ	$V_{SS}$	V <sub>SS</sub>	V <sub>SS</sub>	DQa	DQa
R	DQPd	DQPh	V <sub>DDQ</sub>	$V_{DDQ}$	V <sub>DD</sub>	V <sub>DD</sub>	$V_{DD}$	V <sub>DDQ</sub>	$V_{DDQ}$	DQPa	DQPe
Т	DQd	DQd	V <sub>SS</sub>	NC	NC	MODE	NC	NC	V <sub>SS</sub>	DQe	DQe
U	DQd	DQd	NC/144M	А	NC/72M	А	А	А	NC/288M	DQe	DQe
V	DQd	DQd	А	А	А	A1	А	А	А	DQe	DQe
W	DQd	DQd	TMS	TDI	А	A0	А	TDO	тск	DQe	DQe

#### CY7C1464AV33 (512K x 72)

## **Pin Definitions**

Pin Name	I/О Туре	Pin Description
A0 A1 A	Input- Synchronous	Address Inputs Used to Select One of the Address Locations. Sampled at the rising edge of the CLK.
BW <sub>a</sub> BW <sub>b</sub> BW <sub>c</sub> BW <sub>d</sub> BW <sub>f</sub> BW <sub>f</sub> BW <sub>h</sub>	Input- Synchronous	<b>Byte Write Select Inputs, Active LOW.</b> Qualified with $\overline{WE}$ to conduct writes to the SRAM. Sampled on the rising edge of CLK. $\underline{BW}_a$ controls $DQ_a$ and $DQP_a$ , $\underline{BW}_b$ controls $DQ_b$ and $DQP_b$ , $\underline{BW}_c$ controls $DQ_c$ and $DQP_c$ . $\underline{BW}_d$ controls $DQ_d$ and $DQP_d$ , $\underline{BW}_e$ controls $DQ_e$ and $DQP_e$ , $\underline{BW}_f$ controls $DQ_f$ and $DQP_f$ , $\underline{BW}_g$ controls $DQ_g$ and $DQP_g$ , $\underline{BW}_h$ controls $DQ_h$ and $DQP_h$ .
WE	Input- Synchronous	Write Enable Input, Active LOW. Sampled on the rising edge of CLK if CEN is active LOW. This signal must be asserted LOW to initiate a write sequence.



## Pin Definitions (continued)

Pin Name	I/О Туре	Pin Description
ADV/LD	Input- Synchronous	Advance/Load Input Used to Advance the On-chip Address Counter or Load a New Address. When HIGH (and CEN is asserted LOW) the internal burst counter is advanced. When LOW, a new address can be loaded into the device for an access. After being deselected, ADV/LD should be driven LOW to load a new address.
CLK	Input- Clock	<b><u>Clock</u> Input</b> . Used to capture all <u>syn</u> chronous inputs to the device. CLK is qualified with CEN. CLK is only recognized if CEN is active LOW.
CE <sub>1</sub>	Input- Synchronous	Chip Enable 1 Input, Active LOW. Sampled on the rising edge of CLK. Used in conjunction with $CE_2$ and $CE_3$ to select/deselect the device.
CE <sub>2</sub>	Input- Synchronous	Chip Enable 2 Input, Active HIGH. Sampled on the rising edge of CLK. Used in conjunction with $CE_1$ and $CE_3$ to select/deselect the device.
CE <sub>3</sub>	Input- Synchronous	<b>Chip Enable 3 Input, Active LOW</b> . Sampled on the rising edge of CLK. Used in conjunction with $CE_1$ and $CE_2$ to select/deselect the device.
ŌĒ	Input- Asynchronous	<b>Output Enable, Active LOW</b> . Combined with the synchronous logic block inside the device to control the direction of the I/O pins. When LOW, the I/O pins are allowed to behave as outputs. When deasserted HIGH, I/O pins are tristated, and act as input data pins. OE is masked during the data portion of a write sequence, during the first clock when emerging from a deselected state and when the device has been deselected.
CEN	Input- Synchronous	<b>Clock Enable Input, Active LOW</b> . When asserted LOW the clock signal is recognized by the SRAM. When deasserted HIGH the clock signal is masked. Since deasserting CEN does not deselect the device, CEN can be used to extend the previous cycle when required.
DQ <sub>a</sub> DQ <sub>b</sub> DQ <sub>c</sub> DQ <sub>d</sub> DQ <sub>e</sub> DQ <sub>f</sub> DQ <sub>g</sub> DQ <sub>h</sub>	I/O- Synchronous	<b>Bidirectional Data I/O Lines</b> . As inputs, they feed into an on-chip data register that is triggered by the rising edge of CLK. As outputs, they deliver the data contained in the memory location specified by $A_X$ during the previous clock rise of the read cycle. The direction of the pins is controlled by OE and the internal control logic. When OE is asserted LOW, the pins can behave as outputs. When HIGH, $DQ_a$ - $DQ_d$ are placed in a tristate condition. The outputs are automatically tristated during the data portion of a write sequence, during the first clock when emerging from a deselected state, and when the device is deselected, regardless of the state of OE.
DQP <sub>a</sub> ,DQP <sub>b</sub> , DQP <sub>c</sub> ,DQP <sub>d</sub> DQP <sub>e</sub> ,DQP <sub>f</sub> DQP <sub>g</sub> ,DQP <sub>h</sub>	I/O- Synchronous	<b>Bidirectional Data Parity I/O Lines</b> . Functionally, these signals are identical to $DQ_{[31:0]}$ . During write sequences, $DQP_a$ is controlled by $\underline{BW}_a$ , $DQP_b$ is controlled by $\underline{BW}_b$ , $DQP_c$ is controlled by $\underline{BW}_c$ , and $DQP_d$ is controlled by $\overline{BW}_d$ , $DQP_e$ is controlled by $\overline{BW}_e$ , $DQP_f$ is controlled by $\overline{BW}_f$ , $DQP_g$ is controlled by $\overline{BW}_g$ , $DQP_f$ is controlled by $\overline{BW}_h$ .
MODE	Input Strap Pin	<b>Mode Input</b> . Selects the burst order of the device. Tied HIGH selects the interleaved burst order. Pulled LOW selects the linear burst order. MODE should not change states during operation. When left floating MODE defaults HIGH, to an interleaved burst order.
TDO	JTAG serial output Synchronous	Serial Data-out to the JTAG Circuit. Delivers data on the negative edge of TCK.
TDI	JTAG serial input Synchronous	Serial Data-In to the JTAG Circuit. Sampled on the rising edge of TCK.
TMS	Test Mode Select Synchronous	This Pin Controls the Test Access Port State Machine. Sampled on the rising edge of TCK.
ТСК	JTAG-Clock	Clock Input to the JTAG Circuitry.
V <sub>DD</sub>	Power Supply	Power Supply Inputs to the Core of the Device.
V <sub>DDQ</sub>	I/O Power Supply	Power Supply for the I/O Circuitry.
V <sub>SS</sub>	Ground	Ground for the Device. Should be connected to ground of the system.
NC	N/A	No Connects. This pin is not connected to the die.
NC/72M	N/A	Not Connected to the Die. Can be tied to any voltage level.
NC/144M	N/A	Not Connected to the Die. Can be tied to any voltage level.
NC/288M	N/A	Not Connected to the Die. Can be tied to any voltage level.



## Pin Definitions (continued)

Pin Name	I/О Туре	Pin Description
NC/576M	N/A	Not Connected to the Die. Can be tied to any voltage level.
NC/1G	N/A	Not Connected to the Die. Can be tied to any voltage level.
ZZ	Input- Asynchronous	<b>ZZ "Sleep" Input</b> . This active HIGH input places the device in a non-time critical "sleep" condition with data integrity preserved. During normal operation, this pin can be connected to $V_{SS}$ or left floating. ZZ pin has an internal pull down.

## **Functional Overview**

The CY7C1460AV33/CY7C1462AV33/CY7C1464AV33 are synchronous-pipelined Burst NoBL SRAMs designed specifically to eliminate wait states during Write/Read transitions. All synchronous inputs pass through input registers controlled by the rising edge of the clock. The clock signal is qualified with the Clock Enable input signal (CEN). If CEN is HIGH, the clock signal is not recognized and all internal states are maintained. All synchronous operations are qualified with CEN. All data outputs pass through output registers controlled by the rising edge of the clock. Maximum access delay from the clock rise ( $t_{CO}$ ) is 2.6 ns (250 MHz device).

<u>Accesses can be initiated by asserting all three Chip Enables</u> ( $\overline{CE}_1$ ,  $C\underline{E}_2$ ,  $\overline{CE}_3$ ) active at the rising edge of the clock. If Clock Enable (CEN) is active LOW and ADV/LD is asserted LOW, the address presented to the device is latched. The access can either be a read or write operation, depending on the status of the Write Enable (WE).  $\overline{BW}_{[X]}$  can be used to conduct byte write operations.

Write operations are qualified by the Write Enable ( $\overline{\text{WE}}$ ). All writes are simplified with on-chip synchronous self timed write circuitry.

Three synchronous Chip Enables ( $\overline{CE}_1$ ,  $CE_2$ ,  $\overline{CE}_3$ ) and an asynchronous Output Enable ( $\overline{OE}$ ) simplify depth expansion. All operations (Reads, Writes, and Deselects) are pipelined. ADV/LD should be driven LOW after the device has been deselected to load a new address for the next operation.

#### Single Read Accesses

A read access is initiated when the following conditions are satisfied at clock rise: (1) CEN is asserted LOW, (2) CE1, CE2, and CE3 are ALL asserted active, (3) the Write Enable input signal WE is deasserted HIGH, and (4) ADV/LD is asserted LOW. The address presented to the address inputs is latched into the Address Register and presented to the memory core and control logic. The control logic determines that a read access is in progress and allows the requested data to propagate to the input of the output register. At the rising edge of the next clock the requested data is allowed to propagate through the output register and onto the data bus within 2.6 ns (250 MHz device) provided OE is active LOW. After the first clock of the read access the output buffers are controlled by OE and the internal control logic. OE must be driven LOW for the device to drive out the requested data. During the second clock, a subsequent operation (Read/Write/Deselect) can be initiated. Deselecting the device is also pipelined. Therefore, when the SRAM is deselected at clock rise by one of the chip enable signals, its output tristates following the next clock rise.

#### **Burst Read Accesses**

The CY7C1460AV33/CY7C1462AV33/CY7C1464AV33 have an on-chip burst counter that enables the user the ability to supply a single address and conduct up to four Reads without reasserting the address inputs. ADV/LD must be driven LOW in order to load a new address into the SRAM, as described in the Single Read Access section earlier. The sequence of the burst counter is determined by the MODE input signal. A LOW input on MODE selects a linear burst mode, a HIGH selects an interleaved burst sequence. Both burst counters use A0 and A1 in the burst sequence, and wraps <u>around</u> when incremented sufficiently. A HIGH input on ADV/LD increments the inter<u>nal burst</u> counter regardless of the state of chip enables inputs or WE. WE is latched at the beginning of a burst cycle. Therefore, the type of access (Read or Write) is maintained throughout the burst sequence.

#### Single Write Accesses

Write access are initiated when the following conditions are satisfied at clock rise: (1) CEN is asserted LOW, (2)  $CE_1, CE_2$ , and  $CE_3$  are ALL asserted active, and (3) the write signal WE is asserted LOW. The address presented to the address inputs is loaded into the Address Register. The write signals are latched into the Control Logic block.

On the subsequent clock rise the data lines are automatically tristated regardless of the state of the OE input signal. This enables the external logic to present the data on DQ and DQP ( $DQ_{a,b,c,d,e,f,g,h}/DQP_{a,b,c,d,e,f,g,h}$  for CY7C1464AV33,  $DQ_{a,b,c,d}/DQP_{a,b,c,d}$  for CY7C1460AV33 and  $DQ_{a,b}/DQP_{a,b,c,d}$  for CY7C1462AV33. In addition, the address for the subsequent access (Read/Write/Deselect) is latched into the Address Register (provided the appropriate control signals are asserted).

On the next clock rise the data presented to DQ and DQP  $(DQ_{a,b,c,d,e,f,g,h}/DQP_{a,b,c,d,e,f,g,h}$  for CY7C1464AV33,  $DQ_{a,b,c,d}/DQP_{a,b,c,d}$  for CY7C1460AV33 and  $DQ_{a,b}/DQP_{a,b,c,d}$  for CY7C1462AV33) (or a subset for byte write operations, see Write Cycle Description table for details) inputs is latched into the device and the write is complete.

The data written during the Write operation is controlled by  $\overline{BW}$ ( $\overline{BW}_{a,b,c,d,e,f,g,h}$  for CY7C1464AV33,  $\overline{BW}_{a,b,c,d}$  for CY7C1460AV33 and  $\overline{BW}_{a,b}$  for CY7C1462AV33) signals. The CY7C1460AV33/CY7C1462AV33/CY7C1464AV33 provides byte write capability that is described in the Write Cycle Description table. Asserting the Write Enable input (WE) with the selected Byte Write Select (BW) input selectively writes to only the desired bytes. Bytes not selected during a byte write operation remains unaltered. A synchronous self timed write mechanism has been provided to simplify the write operations. Byte write capability has been included in order to greatly simplify



Read/Modify/Write sequences, which can be reduced to simple byte write operations.

Because the CY7C1460AV33/CY7C1462AV33/CY7C1464AV33 are common I/O devices, data should not be driven into the device while the outputs are active. The Output Enable ( $\overline{OE}$ ) can be deasserted HIGH before presenting data to the DQ and DQP ( $DQ_{a,b,c,d,e,f,g,h}/DQP_{a,b,c,d,e,f,g,h}$  for CY7C1464AV33,  $DQ_{a,b,c,d}/DQP_{a,b,c,d}$  for CY7C1460AV33 and  $DQ_{a,b}/DQP_{a,b,c,d}$  for CY7C1462AV33) inputs. Doing so tristates the output drivers. As a safety precaution, DQ and DQP ( $DQ_{a,b,c,d,e,f,g,h}/DQP_{a,b,c,d,e,f,g,h}$  for CY7C1464AV33,  $DQ_{a,b,c,d}/DQP_{a,b,c,d,e,f,g,h}$  for CY7C1464AV33,  $DQ_{a,b,c,d}/DQP_{a,b,c,d,e,f,g,h}$  for CY7C1464AV33,  $DQ_{a,b,c,d}/DQP_{a,b,c,d,e,f,g,h}$  for CY7C1464AV33,  $DQ_{a,b,c,d}/DQP_{a,b,c,d}$  for CY7C1460AV33 and  $DQ_{a,b}/DQP_{a,b,c,d}$  for CY7C1460AV33 and  $DQ_{a,b}/DQP_{a,b,c,d}$  for CY7C1462AV33) are automatically tristated during the data portion of a write cycle, regardless of the state of  $\overline{OE}$ .

#### **Burst Write Accesses**

The CY7C1460AV33/CY7C1462AV33/CY7C1464AV33 has an on-chip burst counter that allows the user the ability to supply a single address and conduct up to four WRITE operations without reasserting the address inputs. ADV/LD must be driven LOW in order to load the initial address, as described in the Single Write Access section earlier. When ADV/LD is driven HIGH on the subsequent clock rise, the chip enables (CE<sub>1</sub>, CE<sub>2</sub>, and CE<sub>3</sub>) and WE inputs are ignored and the burst counter is incremented. The correct BW (BW<sub>a,b,c,d,e</sub>,f,g,h for CY7C1464AV33, BW<sub>a,b,c,d</sub> for CY7C1460AV33 and BW<sub>a,b</sub> for CY7C1462AV33) inputs must be driven in each cycle of the burst write in order to write the correct bytes of data.

#### Sleep Mode

The ZZ input pin is an asynchronous input. Asserting ZZ places the SRAM in a power conservation "sleep" mode. Two clock cycles are required to enter into or exit from this "sleep" mode. While in this mode, data integrity is guaranteed. Accesses pending when entering the "sleep" mode are not considered valid nor is the completion of the operation guaranteed. The device must be deselected prior to entering the "sleep" mode.  $\overline{CE}_1$ ,  $\overline{CE}_2$ , and  $\overline{CE}_3$ , must remain inactive for the duration of t<sub>ZZREC</sub> after the ZZ input returns LOW.

## Interleaved Burst Address Table (MODE = Floating or $V_{DD}$ )

First Address	Second Address	Third Address	Fourth Address	
A1,A0	A1,A0	A1,A0	A1,A0	
00	01	10	11	
01	00	11	10	
10	11	00	01	
11	10	01	00	

## Linear Burst Address Table (MODE = GND)

First Address	Second Address	Third Address	Fourth Address
A1,A0	A1,A0	A1,A0	A1,A0
00	01	10	11
01	10	11	00
10	11	00	01
11	00	01	10

## **ZZ Mode Electrical Characteristics**

Parameter	Description	Test Conditions	Min	Max	Unit
I <sub>DDZZ</sub>	Sleep mode standby current	$ZZ \ge V_{DD} - 0.2V$		100	mA
t <sub>ZZS</sub>	Device operation to ZZ	$ZZ \ge V_{DD} - 0.2V$		2t <sub>CYC</sub>	ns
t <sub>ZZREC</sub>	ZZ recovery time	ZZ <u>&lt; 0.2</u> V	2t <sub>CYC</sub>		ns
t <sub>ZZI</sub>	ZZ active to sleep current	This parameter is sampled		2t <sub>CYC</sub>	ns
t <sub>RZZI</sub>	ZZ Inactive to exit sleep current	This parameter is sampled	0		ns



## **Truth Table**

The Truth Table for CY7C1460AV33/CY7C1462AV33/CY7C1464AV33 follows. [1, 2, 3, 4, 5, 6, 7]

Operation	Address Used	CE	ZZ	ADV/LD	WE	BW <sub>x</sub>	OE	CEN	CLK	DQ
Deselect Cycle	None	Н	L	L	Х	Х	Х	L	L-H	Tristate
Continue Deselect Cycle	None	Х	L	Н	Х	Х	Х	L	L-H	Tristate
Read Cycle (Begin Burst)	External	L	L	L	Н	Х	L	L	L-H	Data Out (Q)
Read Cycle (Continue Burst)	Next	Х	L	Н	Х	Х	L	L	L-H	Data Out (Q)
NOP/Dummy Read (Begin Burst)	External	L	L	L	Н	Х	Н	L	L-H	Tristate
Dummy Read (Continue Burst)	Next	Х	L	Н	Х	Х	Н	L	L-H	Tristate
Write Cycle (Begin Burst)	External	L	L	L	L	L	Х	L	L-H	Data In (D)
Write Cycle (Continue Burst)	Next	Х	L	Н	Х	L	Х	L	L-H	Data In (D)
NOP/WRITE ABORT (Begin Burst)	None	L	L	L	L	Н	Х	L	L-H	Tristate
WRITE ABORT (Continue Burst)	Next	Х	L	Н	Х	Н	Х	L	L-H	Tristate
IGNORE CLOCK EDGE (Stall)	Current	Х	L	Х	Х	Х	Х	Н	L-H	-
SLEEP MODE	None	Х	Н	Х	Х	Х	Х	Х	Х	Tristate

Notes

- X = "Don't Care", H = Logic HIGH, L = Logic LOW, CE stands for ALL Chip Enables active. BWx = L signifies at least one Byte Write Select is active, BWx = Valid signifies that the desired byte write selects are asserted, see Write Cycle Description table for details.
  Write is defined by WE and BW<sub>x</sub>. See Write Cycle Description table for details.
  When a write cycle is detected, all I/Os are tristated, even during byte writes.
  <u>The DQ</u> and DQP pins are controlled by the current cycle and the OE signal.
  CEN = H inserts wait states.
  <u>Deventer powers with states.</u>

- 6. Device powers up deselected and the I/Os in a tristate condition, regardless of OE.
  7. OE is asynchronous and is not sampled with the clock rise. It is masked internally during write cycles.During a read cycle DQ<sub>s</sub> and DQP<sub>X</sub> = Tristate when OE is inactive or when the device is deselected, and DQ<sub>s</sub>=data when OE is active.



## **Partial Write Cycle Description**

The Partial Write Cycle Description for CY7C1460AV33/CY7C1462AV33/CY7C1464AV33 follows. [1, 2, 3, 8]

Function (CY7C1460AV33)	WE	BWd	BWc	BWb	BWa	
Read	Н	Х	Х	Х	Х	
Write – No bytes written	L	Н	Н	Н	Н	
Write Byte a – (DQ <sub>a</sub> and DQP <sub>a</sub> )	L	Н	Н	Н	L	
Write Byte $b - (DQ_b \text{ and } DQP_b)$	L	Н	Н	L	Н	
Write Bytes b, a	L	Н	Н	L	L	
Write Byte $c - (DQ_c and DQP_c)$	L	Н	L	Н	Н	
Write Bytes c, a	L	Н	L	Н	L	
Write Bytes c, b	L	н	LL	L	Н	
Write Bytes c, b, a	L	Н	L	L	L	
Write Byte d – (DQ <sub>d</sub> and DQP <sub>d</sub> )	L	L	Н	Н	Н	
Write Bytes d, a	L	L	Н	Н	L	
Write Bytes d, b	L	L	Н	L	Н	
Write Bytes d, b, a	L	L	Н	L	L	
Write Bytes d, c	L	L	L	Н	Н	
Write Bytes d, c, a	L	L	L	Н	L	
Write Bytes d, c, b	L	L	L	L	Н	
Write All Bytes	L	L	L	L	L	
Function (CY7C1462AV33) <sup>[2,8]</sup>		WE	B	W <sub>b</sub>	BWa	
Read		Н		х	х	
Write – No Bytes Written		L		Н	Н	
Write Byte a – (DQ <sub>a</sub> and DQP <sub>a</sub> )	and DQPa) L H		H	L		
Write Byte b – (DQ <sub>b</sub> and DQP <sub>b</sub> )		L		L	Н	
Write Both Bytes		L		L	L	

Function (CY7C1464AV33) <sup>[2,8]</sup>	WE	BW <sub>x</sub>
Read	Н	х
Write – No Bytes Written	L	Н
Write Byte X – $(DQ_x and DQP_x)$	L	L
Write All Bytes	L	All BW = L

8. Table only lists a partial listing of the byte write combinations. Any combination of  $\overline{BW}_{[a:d]}$  is valid. Appropriate write is done based on which byte write is active.



## IEEE 1149.1 Serial Boundary Scan (JTAG)


The CY7C1460AV33/CY7C1462AV33/CY7C1464AV33 incorporates a serial boundary scan test access port (TAP). This part is fully compliant with 1149.1. The TAP operates using JEDEC-standard 3.3V or 2.5V I/O logic level.

The CY7C1460AV33/CY7C1462AV33/CY7C1464AV33 contains a TAP controller, instruction register, boundary scan register, bypass register, and ID register.

#### **Disabling the JTAG Feature**

It is possible to operate the SRAM without using the JTAG feature. To disable the TAP controller, TCK must be tied LOW (V<sub>SS</sub>) to prevent clocking of the device. TDI and TMS are internally pulled up and may be unconnected. They may alternately be connected to V<sub>DD</sub> through a pull up resistor. TDO should be left unconnected. Upon power up, the device comes up in a reset state which does not interfere with the operation of the device.

## TAP Controller State Diagram



The  $0\!/1$  next to each state represents the value of TMS at the rising edge of TCK.

#### Test Access Port (TAP)

#### Test Clock (TCK)

The test clock is used only with the TAP controller. All inputs are captured on the rising edge of TCK. All outputs are driven from the falling edge of TCK.

#### Test MODE SELECT (TMS)

The TMS input is used to give commands to the TAP controller and is sampled on the rising edge of TCK. It is allowable to leave this ball unconnected if the TAP is not used. The ball is pulled up internally, resulting in a logic HIGH level.


#### Test Data-In (TDI)

The TDI ball is used to serially input information into the registers and can be connected to the input of any of the registers. The register between TDI and TDO is chosen by the instruction that is loaded into the TAP instruction register. TDI is internally pulled up and can be unconnected if the TAP is unused in an application. TDI is connected to the most significant bit (MSB) of any register. (See TAP Controller Block Diagram.)

#### Test Data-Out (TDO)

The TDO output ball is used to serially clock data-out from the registers. The output is active depending upon the current state of the TAP state machine. The output changes on the falling edge of TCK. TDO is connected to the least significant bit (LSB) of any register. (See TAP Controller State Diagram.)

## **TAP Controller Block Diagram**



#### Performing a TAP Reset

A RESET is performed by forcing TMS HIGH (VDD) for five rising edges of TCK. This RESET does not affect the operation of the SRAM and may be performed while the SRAM is operating.

At power up, the TAP is reset internally to ensure that TDO comes up in a High Z state.

#### **TAP Registers**

Registers are connected between the TDI and TDO balls and allow data to be scanned into and out of the SRAM test circuitry. Only one register can be selected at a time through the instruction register. Data is serially loaded into the TDI ball on the rising edge of TCK. Data is output on the TDO ball on the falling edge of TCK.

#### Instruction Register

Three bit instructions can be serially loaded into the instruction register. This register is loaded when it is placed between the TDI and TDO balls as shown in the Tap Controller Block Diagram. Upon power up, the instruction register is loaded with the IDCODE instruction. It is also loaded with the IDCODE instruction if the controller is placed in a reset state as described in the previous section.



When the TAP controller is in the Capture-IR state, the two least significant bits are loaded with a binary "01" pattern to enable fault isolation of the board-level serial test data path.

#### Bypass Register

To save time when serially shifting data through registers, it is sometimes advantageous to skip certain chips. The bypass register is a single bit register that can be placed between the TDI and TDO balls. This allows data to be shifted through the SRAM with minimal delay. The bypass register is set LOW ( $V_{SS}$ ) when the BYPASS instruction is executed.

#### Boundary Scan Register

The boundary scan register is connected to all the input and bidirectional balls on the SRAM. The length of the Boundary Scan Register for the SRAM in different packages is listed in the Scan Register Sizes table.

The boundary scan register is loaded with the contents of the RAM I/O ring when the TAP controller is in the Capture-DR state and is then placed between the TDI and TDO balls when the controller is moved to the Shift-DR state. The EXTEST, SAMPLE/PRELOAD and SAMPLE Z instructions can be used to capture the contents of the I/O ring.

The Table, "165-ball FBGA Boundary Scan Order <sup>[13]</sup>," on page 16 and Table, "209-ball BGA Boundary Scan Order <sup>[13, 14]</sup>," on page 17 show the order in which the bits are connected. Each bit corresponds to one of the bumps on the SRAM package. The MSB of the register is connected to TDI, and the LSB is connected to TDO.

#### Identification (ID) Register

The ID register is loaded with a vendor-specific, 32 bit code during the Capture-DR state when the IDCODE command is loaded in the instruction register. The IDCODE is hardwired into the SRAM and can be shifted out when the TAP controller is in the Shift-DR state. The ID register has a vendor code and other information described in the Table, "Identification Register Definitions," on page 14

#### **TAP Instruction Set**

#### Overview

Eight different instructions are possible with the three bit instruction register. All combinations are listed in the Instruction Codes table. Three of these instructions are listed as RESERVED and should not be used. The other five instructions described in detail are as follows.

Instructions are loaded into the TAP controller during the Shift-IR state when the instruction register is placed between TDI and TDO. During this state, instructions are shifted through the instruction register through the TDI and TDO balls. To execute the instruction after it is shifted in, the TAP controller needs to be moved into the Update-IR state.

#### IDCODE

The IDCODE instruction causes a vendor-specific, 32 bit code to be loaded into the instruction register. It also places the instruction register between the TDI and TDO balls and allows the IDCODE to be shifted out of the device when the TAP controller enters the Shift-DR state.

The IDCODE instruction is loaded into the instruction register upon power up or whenever the TAP controller is given a test logic reset state.

#### SAMPLE Z

The SAMPLE Z instruction causes the boundary scan register to be connected between the TDI and TDO pins when the TAP controller is in a Shift-DR state. The SAMPLE Z command puts the output bus into a High Z state until the next command is given during the "Update IR" state.

#### SAMPLE/PRELOAD

SAMPLE/PRELOAD is a 1149.1 mandatory instruction. When the SAMPLE/PRELOAD instructions are loaded into the instruction register and the TAP controller is in the Capture-DR state, a snapshot of data on the inputs and output pins is captured in the boundary scan register.

The user must be aware that the TAP controller clock can only operate at a frequency up to 20 MHz, while the SRAM clock operates more than an order of magnitude faster. Because there is a large difference in the clock frequencies, it is possible that during the Capture-DR state, an input or output undergoes a transition. The TAP may then try to capture a signal while in transition (metastable state). This does not harm the device, but there is no guarantee as to the value that is captured. Repeatable results may not be possible.

To guarantee that the boundary scan register captures the correct value of a signal, the SRAM signal must be stabilized long enough to meet the TAP controller's capture setup plus hold times ( $t_{CS}$  and  $t_{CH}$ ). The SRAM clock input might not be captured correctly if there is no way in a design to stop (or slow) the clock during a SAMPLE/PRELOAD instruction. If this is an issue, it is still possible to capture all other signals and simply ignore the value of the CK and CK# captured in the boundary scan register.

After the data is captured, it is possible to shift out the data by putting the TAP into the Shift-DR state. This places the boundary scan register between the TDI and TDO pins.

PRELOAD allows an initial data pattern to be placed at the latched parallel outputs of the boundary scan register cells prior to the selection of another boundary scan test operation.

The shifting of data for the SAMPLE and PRELOAD phases can occur concurrently when required—that is, while data captured is shifted out, the preloaded data can be shifted in.

#### BYPASS

When the BYPASS instruction is loaded in the instruction register and the TAP is placed in a Shift-DR state, the bypass register is placed between the TDI and TDO pins. The advantage of the BYPASS instruction is that it shortens the boundary scan path when multiple devices are connected together on a board.

#### EXTEST

The EXTEST instruction enables the preloaded data to be driven out through the system output pins. This instruction also selects the boundary scan register to be connected for serial access between the TDI and TDO in the shift-DR controller state.



#### EXTEST OUTPUT BUS TRISTATE

IEEE Standard 1149.1 mandates that the TAP controller be able to put the output bus into a tristate mode.


The boundary scan register has a special bit located at bit #89 (for 165-FBGA package) or bit #138 (for 209-FBGA package). When this scan cell, called the "extest output bus tristate," is latched into the preload register during the "Update-DR" state in the TAP controller, it directly controls the state of the output (Q-bus) pins, when the EXTEST is entered as the current instruction. When HIGH, it enables the output buffers to drive the output bus. When LOW, this bit places the output bus into a High Z condition.

## TAP Timing Diagram

This bit can be set by entering the SAMPLE/PRELOAD or EXTEST command, and then shifting the desired bit into that cell, during the "Shift-DR" state. During "Update-DR," the value loaded into that shift-register cell latches into the preload register. When the EXTEST instruction is entered, this bit directly controls the output Q-bus pins. Note that this bit is preset HIGH to enable the output when the device is powered-up, and also when the TAP controller is in the "Test-Logic-Reset" state.

#### Reserved

These instructions are not implemented but are reserved for future use. Do not use these instructions.



## TAP AC Switching Characteristics Over the Operating Range<sup>[9, 10]</sup>

Parameter	Description	Min	Max	Unit
Clock				
t <sub>TCYC</sub>	TCK Clock Cycle Time	50		ns
t <sub>TF</sub>	TCK Clock Frequency		20	MHz
t <sub>TH</sub>	TCK Clock HIGH time	20		ns
t <sub>TL</sub>	TCK Clock LOW time	20		ns
Output Tim	es			
t <sub>TDOV</sub>	TCK Clock LOW to TDO Valid		10	ns
t <sub>TDOX</sub>	TCK Clock LOW to TDO Invalid	0		ns
Setup Time	S			
t <sub>TMSS</sub>	TMS Setup to TCK Clock Rise	5		ns
t <sub>TDIS</sub>	TDI Setup to TCK Clock Rise	5		ns
t <sub>CS</sub>	Capture Setup to TCK Rise	5		ns
Hold Times				
t <sub>TMSH</sub>	TMS Hold after TCK Clock Rise	5		ns
t <sub>TDIH</sub>	TDI Hold after Clock Rise	5		ns
t <sub>CH</sub>	Capture Hold after Clock Rise	5		ns

Notes

9.  $t_{CS}$  and  $t_{CH}$  refer to the setup and hold time requirements of latching data from the boundary scan register.


<sup>10.</sup> Test conditions are specified using the load in TAP AC test Conditions.  $t_R/t_F = 1$  ns.



## 3.3V TAP AC Test Conditions

Input pulse levels	V <sub>SS</sub> to 3.3V
Input rise and fall times	1 ns
Input timing reference levels	1.5V
Output reference levels	1.5V
Test load termination supply voltage .	1.5V


### Figure 4. 3.3V TAP AC Output Load Equivalent



## 2.5V TAP AC Test Conditions

Input pulse levels	V <sub>SS</sub> to 2.5V
Input rise and fall time	1 ns
Input timing reference levels	1.25V
Output reference levels	1.25V
Test load termination supply voltage	1.25V

### Figure 5. 2.5V TAP AC Output Load Equivalent



## TAP DC Electrical Characteristics And Operating Conditions (0°C < TA < +70°C; $V_{DD}$ = 3.135V to 3.6V unless otherwise noted)<sup>[11]</sup>

Parameter	Description	Test	Min	Max	Unit	
V <sub>OH1</sub>	Output HIGH Voltage	$I_{OH} = -4.0 \text{ mA}, \text{ V}_{DE}$	<sub>DQ</sub> = 3.3V	2.4		V
		$I_{OH} = -1.0 \text{ mA}, \text{ V}_{DE}$	<sub>DQ</sub> = 2.5V	2.0		V
V <sub>OH2</sub>	Output HIGH Voltage	I <sub>OH</sub> = −100 μA	$V_{DDQ} = 3.3V$	2.9		V
			$V_{DDQ} = 2.5V$	2.1		V
V <sub>OL1</sub>	Output LOW Voltage	I <sub>OL</sub> = 8.0 mA	$V_{DDQ} = 3.3V$		0.4	V
		I <sub>OL</sub> = 1.0 mA	V <sub>DDQ</sub> = 2.5V		0.4	V
V <sub>OL2</sub>	Output LOW Voltage	I <sub>OL</sub> = 100 μA	$V_{DDQ} = 3.3V$		0.2	V
			$V_{DDQ} = 2.5V$		0.2	V
V <sub>IH</sub>	Input HIGH Voltage		$V_{DDQ} = 3.3V$	2.0	V <sub>DD</sub> + 0.3	V
			$V_{DDQ} = 2.5V$	1.7	V <sub>DD</sub> + 0.3	V
V <sub>IL</sub>	Input LOW Voltage		$V_{DDQ} = 3.3V$	-0.3	0.8	V
			$V_{DDQ} = 2.5V$	-0.3	0.7	V
I <sub>X</sub>	Input Load Current	$GND \leq V_{IN} \leq V_{DDQ}$		-5	5	μA

## **Identification Register Definitions**

Instruction Field	CY7C1460AV33 (1M ×36)	CY7C1462AV33 (2M ×18)	CY7C1464AV33 (512K ×72)	Description
Revision Number (31:29)	000	000	000	Describes the version number.
Device Depth (28:24) <sup>[12]</sup>	01011	01011	01011	Reserved for Internal Use
Architecture/Memory Type(23:18)	001000	001000	001000	Defines memory type and architecture
Bus Width/Density(17:12)	100111	010111	110111	Defines width and density
Cypress JEDEC ID Code (11:1)	00000110100	00000110100	00000110100	Allows unique identification of SRAM vendor.
ID Register Presence Indicator (0)	1	1	1	Indicates the presence of an ID register.

#### Notes

All voltages referenced to V<sub>SS</sub> (GND).
 Bit #24 is "1" in the ID Register Definitions for both 2.5V and 3.3V versions of this device.



## **Scan Register Sizes**

Register Name	Bit Size (×36)	Bit Size (×18)	Bit Size (×72)
Instruction	3	3	3
Bypass	1	1	1
ID	32	32	32
Boundary Scan Order (165-ball FBGA package)	89	89	-
Boundary Scan Order (209-ball FBGA package)	-	-	138

## **Identification Codes**

Instruction	Code	Description
EXTEST	000	Captures I/O ring contents. Places the boundary scan register between TDI and TDO. Forces all SRAM outputs to High Z state.
IDCODE	001	Loads the ID register with the vendor ID code and places the register between TDI and TDO. This operation does not affect SRAM operations.
SAMPLE Z	010	Captures I/O ring contents. Places the boundary scan register between TDI and TDO. Forces all SRAM output drivers to a High Z state.
RESERVED	011	Do Not Use: This instruction is reserved for future use.
SAMPLE/PRELOAD	100	Captures I/O ring contents. Places the boundary scan register between TDI and TDO. Does not affect SRAM operation.
RESERVED	101	Do Not Use: This instruction is reserved for future use.
RESERVED	110	Do Not Use: This instruction is reserved for future use.
BYPASS	111	Places the bypass register between TDI and TDO. This operation does not affect SRAM operations.



## 165-ball FBGA Boundary Scan Order [13]

## CY7C1460AV33 (1M x 36), CY7C1462AV33 (2M x 18)

Bit#	ball ID						
1	N6	26	E11	51	A3	76	N1
2	N7	27	D11	52	A2	77	N2
3	10N	28	G10	53	B2	78	P1
4	P11	29	F10	54	C2	79	R1
5	P8	30	E10	55	B1	80	R2
6	R8	31	D10	56	A1	81	P3
7	R9	32	C11	57	C1	82	R3
8	P9	33	A11	58	D1	83	P2
9	P10	34	B11	59	E1	84	R4
10	R10	35	A10	60	F1	85	P4
11	R11	36	B10	61	G1	86	N5
12	H11	37	A9	62	D2	87	P6
13	N11	38	B9	63	E2	88	R6
14	M11	39	C10	64	F2	89	Internal
15	L11	40	A8	65	G2		
16	K11	41	B8	66	H1		
17	J11	42	A7	67	H3		
18	M10	43	B7	68	J1		
19	L10	44	B6	69	K1		
20	K10	45	A6	70	L1		
21	J10	46	B5	71	M1		
22	H9	47	A5	72	J2		
23	H10	48	A4	73	K2		
24	G11	49	B4	74	L2		
25	F11	50	B3	75	M2		



## 209-ball BGA Boundary Scan Order [13, 14]

## CY7C14604V33 (512K x 72)

Bit#	Ball ID						
1	W6	36	6F	71	6H	106	ЗК
2	V6	37	8K	72	6C	107	4K
3	U6	38	9K	73	6B	108	6K
4	W7	39	10K	74	6A	109	2K
5	V7	40	11J	75	5A	110	2L
6	U7	41	10J	76	5B	111	1L
7	T7	42	11H	77	5C	112	2 Mbit
8	V8	43	10H	78	5D	113	1 Mbit
9	U8	44	11G	79	4D	114	2N
10	Т8	45	10G	80	4C	115	1N
11	V9	46	11F	81	4A	116	2P
12	U9	47	10F	82	4B	117	1P
13	P6	48	10E	83	3C	118	2R
14	W11	49	11E	84	3B	119	1R
15	W10	50	11D	85	3A	120	2T
16	V11	51	10D	86	2A	121	1T
17	V10	52	11C	87	1A	122	2U
18	U11	53	10C	88	2B	123	1U
19	U10	54	11B	89	1B	124	2V
20	T11	55	10B	90	2C	125	1V
21	T10	56	11A	91	1C	126	2W
22	R11	57	10A	92	2D	127	1W
23	R10	58	9C	93	1D	128	6T
24	P11	59	9B	94	1E	129	3U
25	P10	60	9A	95	2E	130	3V
26	N11	61	8D	96	2F	131	4T
27	N10	62	8C	97	1F	132	5T
28	M11	63	8B	98	1G	133	4U
29	M10	64	8A	99	2G	134	4V
30	L11	65	7D	100	2H	135	5W
31	L10	66	7C	101	1H	136	5V
32	K11	67	7B	102	2J	137	5U
33	M6	68	7A	103	1J	138	Internal
34	L6	69	6D	104	1K		
35	J6	70	6G	105	6N		



## **Maximum Ratings**

Exceeding maximum ratings may shorten the useful life of the device. User guidelines are not tested.

Storage Temperature65°C to +150°C
Ambient Temperature with
Power Applied55°C to +125°C
Supply Voltage on $V_{DD}$ Relative to GND0.5V to +4.6V
Supply Voltage on $V_{DDQ}$ Relative to GND –0.5V to +V <sub>DD</sub>
DC to Outputs in Tristate–0.5V to $V_{\mbox{DDQ}}$ + 0.5V
DC Input Voltage0.5V to $V_{\mbox{\scriptsize DD}}$ + 0.5V
Current into Outputs (LOW)20 mA
Static Discharge Voltage > 2001V (per MIL-STD-883, Method 3015)
Latch up Current > 200 mA

## **Operating Range**

Range	Ambient Temperature	V <sub>DD</sub>	V <sub>DDQ</sub>
Commercial	0°C to +70°C	3.3V	2.5V –5% to
Industrial	–40°C to +85°C	-5%/+10%	V <sub>DD</sub>

## Electrical Characteristics Over the Operating Range<sup>[15, 16]</sup>

#### DC Electrical Characteristics Over the Operating Range

Parameter	Description	Test Conditions	Min	Max	Unit
V <sub>DD</sub>	Power Supply Voltage		3.135	3.6	V
V <sub>DDQ</sub>	I/O Supply Voltage	for 3.3V I/O	3.135	V <sub>DD</sub>	V
		for 2.5V I/O	2.375	2.625	V
V <sub>OH</sub>	Output HIGH Voltage	for 3.3V I/O, I <sub>OH</sub> = -4.0 mA	2.4		V
		for 2.5V I/O, I <sub>OH</sub> = -1.0 mA	2.0		V
V <sub>OL</sub>	Output LOW Voltage	for 3.3V I/O, I <sub>OL</sub> = 8.0 mA		0.4	V
		for 2.5V I/O, I <sub>OL</sub> = 1.0 mA		0.4	V
V <sub>IH</sub>	Input HIGH Voltage <sup>[15]</sup>	for 3.3V I/O	2.0	V <sub>DD</sub> + 0.3V	V
		for 2.5V I/O	1.7	V <sub>DD</sub> + 0.3V	V
V <sub>IL</sub>	Input LOW Voltage <sup>[15]</sup>	for 3.3V I/O	-0.3	0.8	V
		for 2.5V I/O	-0.3	0.7	V
I <sub>X</sub>	Input Leakage Current except ZZ and MODE	$GND \le V_I \le V_{DDQ}$	-5	5	μA
	Input Current of MODE	Input = V <sub>SS</sub>	-30		μΑ
		Input = V <sub>DD</sub>		5	μA
	Input Current of ZZ	Input = V <sub>SS</sub>	-5		μΑ
		Input = V <sub>DD</sub>		30	μA
I <sub>OZ</sub>	Output Leakage Current	$GND \le V_I \le V_{DDQ}$ , Output Disabled	-5	5	μΑ

#### Notes

15. Overshoot:  $V_{IH}(AC) < V_{DD} + 1.5V$  (Pulse width less than  $t_{CYC}/2$ ), undershoot:  $V_{IL}(AC) > -2V$  (Pulse width less than  $t_{CYC}/2$ ). 16.  $T_{power up}$ : Assumes a linear ramp from 0V to  $V_{DD}$  (Min) within 200 ms. During this time  $V_{IH} < V_{DD}$  and  $V_{DDQ} \le V_{DD}$ .

## **Neutron Soft Error Immunity**

Parameter	Description	Test Conditions	Тур	Max*	Unit
LSBU	Logical Single Bit Upsets	25°C	361	394	FIT/ Mb
LMBU	Logical Multi Bit Upsets	25°C	0	0.01	FIT/ Mb
SEL	Single Event Latch up	85°C	0	0.1	FIT/ Dev
* No LMBU or SEL events occurred during testing; this column represents a					

statistical  $\chi^2$ , 95% confidence limit calculation. For more details refer to Application Note AN 54908 "Accelerated Neutron SER Testing and Calculation of Terrestrial Failure Rates"



## Electrical Characteristics Over the Operating Range<sup>[15, 16]</sup>

#### DC Electrical Characteristics Over the Operating Range

Parameter	Description	Test Conditio	ns	Min	Max	Unit
I <sub>DD</sub>	V <sub>DD</sub> Operating Supply	$V_{DD} = Max, I_{OUT} = 0 mA,$ f = f <sub>MAX</sub> = 1/t <sub>CYC</sub>	4 ns cycle, 250 MHz		475	mA
		$f = f_{MAX} = 1/t_{CYC}$	5 ns cycle, 200 MHz		425	mA
			6 ns cycle, 167 MHz		375	mA
I <sub>SB1</sub>	Automatic CE Power down Current—TTL Inputs	$\begin{array}{l} Max \; V_{DD}, \; Device \; Deselected, \\ V_{IN} \geq V_{IH} \; or \; V_{IN} \leq V_{IL}, \; f = f_{MAX} = \\ 1/t_{CYC} \end{array}$	All speed grades		225	mA
I <sub>SB2</sub>	Automatic CE Power down Current—CMOS Inputs	$ \begin{array}{l} \mbox{Max V}_{DD}, \mbox{ Device Deselected}, \\ \mbox{V}_{IN} \leq 0.3 \mbox{V or V}_{IN} \geq \mbox{V}_{DDQ} - 0.3 \mbox{V}, \\ \mbox{f} = 0 \end{array} $	All speed grades		120	mA
I <sub>SB3</sub>	Automatic CE Power down Current—CMOS Inputs	$\begin{array}{l} \mbox{Max V}_{DD}, \mbox{Device Deselected}, \\ \mbox{V}_{IN} \leq 0.3 \mbox{V or V}_{IN} \geq \mbox{V}_{DDQ} - 0.3 \mbox{V}, \\ \mbox{f} = \mbox{f}_{MAX} = 1/t_{CYC} \end{array}$	All speed grades		200	mA
I <sub>SB4</sub>	Automatic CE Power down Current—TTL Inputs	$\label{eq:VDD} \begin{array}{l} \text{Max } V_{DD}, \text{ Device Deselected}, \\ V_{IN} \geq V_{IH} \text{ or } V_{IN} \leq V_{IL}, \ f=0 \end{array}$	All speed grades		135	mA


## Capacitance<sup>[17]</sup>

Parameter	Description	Test Conditions	100 TQFP Max	165 FBGA Max	209 FBGA Max	Unit
C <sub>IN</sub>	Input Capacitance	T <sub>A</sub> = 25°C, f = 1 MHz,	6.5	7	5	pF
C <sub>CLK</sub>	Clock Input Capacitance	$V_{DD} = 2.5 V V_{DDQ} = 2.5 V$	3	7	5	pF
C <sub>I/O</sub>	Input/Output Capacitance		5.5	6	7	pF

## Thermal Resistance<sup>[17]</sup>

Parameters	Description	Test Conditions	100 TQFP Package	165 FBGA Package	209 FBGA Package	Unit
JA		Test conditions follow standard test methods and procedures	25.21	20.8	25.31	°C/W
50		for measuring thermal impedance, per EIA/JESD51.	2.28	3.2	4.48	°C/W

#### Figure 6. AC Test Loads and Waveforms



#### Note

17. Tested initially and after any design or process changes that may affect these parameters.



## Switching Characteristics Over the Operating Range [22, 23]

Devenueter	Description	-2	250	-200		-167		Unit
Parameter	Description	Min	Max	Min	Max	Min	Max	Unit
t <sub>Power</sub> <sup>[18]</sup>	$V_{\mbox{CC}}$ (typical) to the first access read or write			1		1		ms
Clock								
t <sub>CYC</sub>	Clock Cycle Time	4.0		5.0		6.0		ns
F <sub>MAX</sub>	Maximum Operating Frequency		250		200		167	MHz
t <sub>CH</sub>	Clock HIGH	1.5		2.0		2.4		ns
t <sub>CL</sub>	Clock LOW	1.5		2.0		2.4		ns
Output Times								
t <sub>CO</sub>	Data Output Valid After CLK Rise		2.6		3.2		3.4	ns
t <sub>EOV</sub>	OE LOW to Output Valid		2.6		3.0		3.4	ns
t <sub>DOH</sub>	Data Output Hold After CLK Rise	1.0		1.5		1.5		ns
t <sub>CHZ</sub>	Clock to High Z <sup>[19, 20, 21]</sup>		2.6		3.0		3.4	ns
t <sub>CLZ</sub>	Clock to Low Z <sup>[19, 20, 21]</sup>			1.3		1.5		ns
t <sub>EOHZ</sub>	OE HIGH to Output High Z <sup>[19, 20, 21]</sup>		2.6		3.0		3.4	ns
t <sub>EOLZ</sub>	OE LOW to Output Low Z <sup>[19, 20, 21]</sup>			0		0		ns
Setup Times								
t <sub>AS</sub>	Address Setup Before CLK Rise	1.2		1.4		1.5		ns
t <sub>DS</sub>	Data Input Setup Before CLK Rise	1.2		1.4		1.5		ns
t <sub>CENS</sub>	CEN Setup Before CLK Rise	1.2		1.4		1.5		ns
t <sub>WES</sub>	WE, BW <sub>x</sub> Setup Before CLK Rise	1.2		1.4		1.5		ns
t <sub>ALS</sub>	ADV/LD Setup Before CLK Rise	1.2		1.4		1.5		ns
t <sub>CES</sub>	Chip Select Setup	1.2		1.4		1.5		ns
Hold Times								
t <sub>AH</sub>	Address Hold After CLK Rise			0.4		0.5		ns
t <sub>DH</sub>	Data Input Hold After CLK Rise			0.4		0.5		ns
t <sub>CENH</sub>	CEN Hold After CLK Rise			0.4		0.5		ns
t <sub>WEH</sub>	WE, BW <sub>x</sub> Hold After CLK Rise			0.4		0.5		ns
t <sub>ALH</sub>	ADV/LD Hold after CLK Rise	0.3		0.4		0.5		ns
t <sub>CEH</sub>	Chip Select Hold After CLK Rise	0.3		0.4		0.5		ns

Notes

18. This part has a voltage regulator internally; tpower is the time power needs to be supplied above Vdd minimum initially, before a Read or Write operation can be initiated.


t<sub>CHZ</sub>, t<sub>CLZ</sub>, t<sub>EOLZ</sub>, and t<sub>EOHZ</sub> are specified with AC test conditions shown in (b) of AC Test Loads. Transition is measured ± 200 mV from steady-state voltage.
 At any voltage and temperature, t<sub>EOHZ</sub> is less than t<sub>EOLZ</sub> and t<sub>CHZ</sub> is less than t<sub>CLZ</sub> to eliminate bus contention between SRAMs when sharing the same data bus. These specifications do not imply a bus contention, but reflect parameters guaranteed over worst case user conditions. Device is designed to achieve High Z prior to Low Z under the same system conditions.

21. This parameter is sampled and not 100% tested.

22. Timing reference is 1.5V when V<sub>DDQ</sub>=3.3V and is 1.25V when V<sub>DDQ</sub>=2.5V. 23. Test conditions shown in (a) of AC Test Loads unless otherwise noted.



## **Switching Waveforms**



Notes


24. For this waveform ZZ is tied low.

25. When  $\overline{CE}$  is LOW,  $\overline{CE}_1$  is LOW,  $CE_2$  is HIGH and  $\overline{CE}_3$  is LOW. When  $\overline{CE}$  is HIGH,  $\overline{CE}_1$  is HIGH or  $CE_2$  is LOW or  $\overline{CE}_3$  is HIGH.

26. Order of the Burst sequence is determined by the status of the MODE (0 = Linear, 1 = Interleaved). Burst operations are optional.







Notes

27. The IGNORE CLOCK EDGE or STALL cycle (Clock 3) illustrated CEN being used to create a pause. A write is not performed during this cycle. 28. Device must be deselected when entering ZZ mode. See cycle description table for all possible signal conditions to deselect the device. 29. I/Os are in High Z when exiting ZZ sleep mode.



## **Ordering Information**

The table below contains only the parts that are currently available. If you don't see what you are looking for, please contact your local sales representative. For more information, visit the Cypress website at www.cypress.com and refer to the product summary page at http://www.cypress.com/products

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives and distributors. To find the office closest to you, visit us at http://www.cypress.com/go/datasheet/offices


## **Ordering Information**

Speed (MHz)	Ordering Code	Package Diagram		Operating Range
167	CY7C1460AV33-167AXC	51-85050	100-Pin Thin Quad Flat Pack (14 x 20 x 1.4 mm) Pb-Free	Commercial
	CY7C1462AV33-167AXC			
	CY7C1460AV33-167BZC	51-85165	165-ball Fine-Pitch Ball Grid Array (15 x 17 x 1.4 mm)	
	CY7C1464AV33-167BGI	51-85167	209-ball Fine-Pitch Ball Grid Array (14 x 22 x 1.76 mm)	Industrial
200	CY7C1460AV33-200AXC	51-85050	100-Pin Thin Quad Flat Pack (14 x 20 x 1.4 mm) Pb-Free	Commercial
250	CY7C1460AV33-250AXC	51-85050	100-Pin Thin Quad Flat Pack (14 x 20 x 1.4 mm) Pb-Free	Commercial
	CY7C1460AV33-250BZC	51-85165	165-ball Fine-Pitch Ball Grid Array (15 x 17 x 1.4 mm)	
	CY7C1460AV33-250AXI	51-85050	100-Pin Thin Quad Flat Pack (14 x 20 x 1.4 mm) Pb-Free	Industrial



## **Package Diagrams**


Figure 10. 100-Pin TQFP (14 x 20 x 1.4 mm)





## Package Diagrams (continued)


Figure 11. 165-Ball FBGA (15 x 17 x 1.4 mm)





## Package Diagrams (continued)

Figure 12. 209-Ball FBGA (14 x 22 x 1.76 mm)





## **Document History Page**

Docume		r: 38-0535	T	
Revision	ECN	Orig. of Change	Submission Date	Description of Change
**	254911	SYT	See ECN	New Data sheet Part number changed from previous revision. New and old part number differ by the letter "A"
*A	303533	SYT	See ECN	Changed H9 pin from $V_{SSQ}$ to $V_{SS}$ on the Pin Configuration table for 209 FBGA on Page # 5 Changed the test condition from $V_{DD}$ = Min to $V_{DD}$ = Max for $V_{OL}$ in the Electrical Characteristics table Replaced $\Theta_{JA}$ and $\Theta_{JC}$ from TBD to respective Thermal Values for All Packages on the Thermal Resistance Table Changed I <sub>DD</sub> from 450, 400 and 350 mA to 475, 425 and 375 mA for 250, 200 and 167 MHz respectively Changed I <sub>SB1</sub> from 190, 180 and 170 mA to 225 mA for 250, 200 and 167 MHz respectively Changed I <sub>SB2</sub> from 80 mA to 100 mA for all frequencies Changed I <sub>SB3</sub> from 180, 170 and 160 mA to 200 mA for 250, 200 and 167 MHz respectively Changed I <sub>SB4</sub> from 100 mA to 110 mA for all frequencies Changed I <sub>SB4</sub> from 100 mA to 110 mA for all frequencies Changed I <sub>SB4</sub> from 100 mA to 110 mA for all frequencies Changed I <sub>SB4</sub> from 3.0 to 3.2 ns and t <sub>DOH</sub> from 1.3 ns to 1.5 ns for 200 MHz Speed Bin Added Pb-Free information for 100-pin TQFP and 165 FBGA and 209 BGA packages
*В	331778	SYT	See ECN	Modified Address Expansion balls in the pinouts for 165 FBGA and 209 BGA Package as per JEDEC standards and updated the Pin Definitions accordingly Modified $V_{OL}$ , $V_{OH}$ test conditions Changed $C_{IN}$ , $C_{CLK}$ and $C_{I/O}$ to 7, 7and 6 pF from 5, 5 and 7 pF for 165 FBGA Package Added Industrial Temperature Grade Changed $I_{SB2}$ and $I_{SB4}$ from 100 and 110 mA to 120 and 135 mA respectively Updated the Ordering Information by Shading and Unshading MPNs as per availability
*C	417509	RXU	See ECN	Converted from Preliminary to Final Changed address of Cypress Semiconductor Corporation on Page# 1 from "3901 North First Street" to "198 Champion Court" Changed I <sub>X</sub> current value in MODE from –5 and 30 $\mu$ A to –30 and 5 $\mu$ A respectively and also Changed I <sub>X</sub> current value in ZZ from –30 and 5 $\mu$ A to –5 and 30 $\mu$ A respec- tively on page# 18 Modified test condition from V <sub>IH</sub> $\leq$ V <sub>DD</sub> to V <sub>IH</sub> $<$ V <sub>DD</sub> Modified "Input Load" to "Input Leakage Current except ZZ and MODE" in the Electrical Characteristics Table Replaced Package Name column with Package Diagram in the Ordering Information table Replaced Package Diagram of 51-85050 from *A to *B
*D	473229	NXR	See ECN	Added the Maximum Rating for Supply Voltage on $V_{DDQ}$ Relative to GND Changed $t_{TH}$ , $t_{TL}$ from 25 ns to 20 ns and $t_{TDOV}$ from 5 ns to 10 ns in TAP AC Switching Characteristics table Updated the Ordering Information table.
*E	2756998	VKN	08/28/09	Included Soft Error Immunity Data Modified Ordering Information table by including parts that are available and modified the disclaimer for the Ordering information. Updated Package Diagram for spec 51-85165.



## Sales, Solutions, and Legal Information

#### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at cypress.com/sales.

#### Products

PSoC	psoc.cypress.com
Clocks & Buffers	clocks.cypress.com
Wireless	wireless.cypress.com
Memories	memory.cypress.com
Image Sensors	image.cypress.com

© Cypress Semiconductor Corporation, 2004-2009. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document #: 38-05353 Rev. \*E

#### Revised August 27, 2009

Page 28 of 28

QDR<sup>®</sup> is the registered trademark and NoBL<sup>TM</sup> and No Bus Latency<sup>TM</sup> are trademarks of Cypress Semiconductor Corporation. All products and company names mentioned in this document may be the trademarks of their respective holders.