

HIGH-SPEED 64K x 18 SYNCHRONOUS PIPELINED DUAL-PORT STATIC RAM


IDT709389L

Features

- True Dual-Ported memory cells which allow simultaneous access of the same memory location
- High-speed clock to data access
 - Commercial: 7.5/9/12ns (max.)
 - Industrial: 9ns (max.)
- Low-power operation
 - IDT709389LActive: 1.2W (typ.)Standby: 2.5mW (typ.)
- Flow-Through or Pipelined output mode on either Port via the FT/PIPE pins
- Counter enable and reset features
- Dual chip enables allow for depth expansion without additional logic

- Full synchronous operation on both ports
 - 4ns setup to clock and 0ns hold on all control, data, and address inputs
 - Data input, address, and control registers
 - Fast 7.5ns clock to data out in the Pipelined output mode
 - Self-timed write allows fast cycle time
 - 12ns cycle time, 83MHz operation in Pipelined output mode
- Separate upper-byte and lower-byte controls for multiplexed bus and bus matching compatibility
- * TTL- compatible, single 5V (±10%) power supply
- Industrial temperature range (-40°C to +85°C) is available for selected speeds
- Available in a 100-pin Thin Quad Flatpack (TQFP) package

Functional Block Diagram



53

52

I/O13R

I/O12R


□ I/O11R

4844 drw 02

Description

The IDT709389 is a high-speed 64K x 18 bit synchronous Dual-Port RAM. The memory array utilizes Dual-Port memory cells to allow simultaneous access of any address from both ports. Registers on control, data, and address inputs provide minimal setup and hold times. The timing latitude provided by this approach allows systems to be designed with very short cycle times.

With an input data register, the IDT709389 has been optimized for applications having unidirectional or bidirectional data flow in bursts. An automatic power down feature, controlled by $\overline{\text{CE}}$ 0 and CE1, permits the on-chip circuitry of each port to enter a very low standby power mode. Fabricated using IDT's CMOS high-performance technology, these devices typically operate on only 1.2W of power.



NOTES:

- 1. All Vcc pins must be connected to power supply.
- 2. All GND pins must be connected to ground.

I/O12L = 23

I/O11L 🗆

I/O10L □

3. Package body is approximately 14mm x 14mm x 1.4mm

24

- 4. This package code is used to reference the package diagram.
- 5. This text does not indicate orientation of the actual part-marking.

Pin Names

Left Port	Right Port	Names
<u>C</u> E₀L, CE1L	Œ0R, CE1R	Chip Enables
R/\overline{W}_L	R/W̄R	Read/Write Enable
ŌĒL	OE R	Output Enable
A0L - A15L	A0R - A15R	Address
I/O0L - I/O17L	I/O0R - I/O17R	Data Input/Output
CLKL	CLKr	Clock
ŪB∟	ŪB̄R	Upper Byte Select
<u>∐B</u> ∟	LB R	Lower Byte Select
ĀDS _L	ĀDS̄ _R	Address Strobe
CNTENL	<u>CNTEN</u> R	Counter Enable
CNTRSTL	<u>CNTRST</u> _R	Counter Reset
FT/PIPEL	FT/PIPER	Flow-Through/Pipeline
V	cc	Power
G	ND	Ground

4844 tbl 01

Truth Table I—Read/Write and Enable Control(1,2,3)

ŌĒ	CLK	Œ	CE ₁	IB	ĪВ	R/W	Upper Byte I/O9-17	Lower Byte I/O ₀₋₈	Mode
Х	1	Н	Х	Х	Х	Х	High-Z	High-Z	Deselected—Power Down
Х	1	Х	L	Х	Х	Χ	High-Z	High-Z	Deselected—Power Down
Х	1	L	Н	Н	Н	Χ	High-Z	High-Z	Both Bytes Deselected
Х	1	L	Н	L	Н	L	DATAIN	High-Z	Write to Upper Byte Only
Х	1	L	Н	Н	L	L	High-Z	DATAIN	Write to Lower Byte Only
Х	1	L	Н	L	L	L	DATAIN	DATAIN	Write to Both Bytes
L	1	L	Н	L	Н	Н	DATAout	High-Z	Read Upper Byte Only
L	↑	L	Н	Η	L	Н	High-Z	DATAоит	Read Lower Byte Only
L	1	L	Н	L	L	Н	DATAout	DATAоит	Read Both Bytes
Н	Χ	L	Н	L	L	Х	High-Z	High-Z	Outputs Disabled

NOTES:
1. "H" = VIH, "L" = VIL, "X" = Don't Care.
2. ADS, CNTEN, CNTRST = X.

3. $\overline{\text{OE}}$ is an asynchronous input signal.

4844 tbl 02

Truth Table II—Address Counter Control^(1,2,6)

Address	Previous Address	Addr Used	CLK	ĀDS	CNTEN	CNTRST	I/O ⁽³⁾	Mode
Х	Х	0	↑	Χ	Χ	L	Dvo(0)	Counter Reset to Address 0
An	Х	An	\uparrow	L ⁽⁴⁾	Χ	Н	Dvo(n)	External Address Utilized
An	Ар	Ар	\uparrow	Н	Н	Н	Dvo(p)	External Address Blocked—Counter Disabled (Ap reused)
Х	Ар	Ap + 1	1	Н	L ⁽⁵⁾	Н	DI/O(p+1)	Counter Enable—Internal Address Generation

NOTES:

4844 tbl 03

- 1. "H" = VIH, "L" = VIL, "X" = Don't Care.
- 2. \overline{CE}_0 , \overline{LB} , \overline{UB} , and $\overline{OE} = VIL$; CE_1 and $R/\overline{W} = VIH$.
- 3. Outputs configured in Flow-Through Output mode: if outputs are in Pipelined mode the data out will be delayed by one cycle.
- 4. \overline{ADS} is independent of all other signals including \overline{CE}_0 , \overline{CE}_1 , \overline{UB} and \overline{LB} .
- The address counter advances if CNTEN = VIL on the rising edge of CLK, regardless of all other signals including CE₀, CE₁, UB and LB.
- 6. While an external address is being loaded (ADS = VIL), $RI\overline{W} = VIH$ is recommended to ensure data is not written arbitrarily.

Recommended Operating Temperature and Supply Voltage Conditions

Grade	Ambient Temperature ⁽²⁾	GND	Vcc
Commercial	0°C to +70°C	0V	5.0V <u>+</u> 10%
Industrial	-40°C to +85°C	0V	5.0V <u>+</u> 10%

4844 tbl 04

1. This is the parameter Ta. This is the "instant on" case temperature.

Recommended DC Operating

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	٧
GND	Ground	0	0	0	٧
VIH	Input High Voltage	2.2	_	6.0 ⁽¹⁾	V
VIL	Input Low Voltage	-0.5 ⁽²⁾	_	0.8	٧

4844 tbl 05

- 1. VTERM must not exceed Vcc + 10%.
- 2. $VIL \ge -1.5V$ for pulse width less than 10ns.

Absolute Maximum Ratings(1)

Symbol	Rating	Commercial & Industrial	Unit
VTERM ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to +7.0	V
TBIAS	Temperature Under Bias	-55 to +125	°C
Tstg	Storage Temperature	-65 to +150	۰C
Іоит	DC Output Current	50	mA

NOTES:

4844 tbl 06

- 1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- 2. VTERM must not exceed Vcc + 10% for more than 25% of the cycle time or 10ns maximum, and is limited to ≤ 20 mA for the period of VTERM $\geq V$ cc + 10%.

Capacitance⁽¹⁾

 $(TA = +25^{\circ}C, f = 1.0MHz)$

Symbo	ol	Parameter	Conditions ⁽²⁾	Max.	Unit	
CIN		Input Capacitance	VIN = 3dV	9	pF	
Cout ⁽³)	Output Capacitance	Vout = 3dV	10	pF	

4844 thl 07

- 1. These parameters are determined by device characterization, but are not production tested.
- 3dV references the interpolated capacitance when the input and output switch from 0V to 3V or from 3V to 0V.
- COUT also references CI/O.

DC Electrical Characteristics Over the Operating Temperature Supply Voltage Range (Vcc = 5.0V ± 10%)

			709389L		
Symbol	Parameter	Test Conditions	Min.	Max.	Unit
Iu	Input Leakage Current ⁽¹⁾	Vcc = 5.5V, $VIN = 0V$ to Vcc	-	5	μΑ
ILO	Output Leakage Current	$\overline{\text{CE}}_0 = \text{ViH or CE}_1 = \text{ViL, Vout} = 0 \text{V to Vcc}$	-	5	μΑ
Vol	Output Low Voltage	IoL = +4mA	-	0.4	V
Voh	Output High Voltage	Iон = -4mA	2.4	_	V

NOTE

4844 tbl 08

1. At Vcc ≤ 2.0V input leakages are undefined.

DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range⁽³⁾ ($Vcc = 5V \pm 10\%$)

·		Supply vertuge			7093 Com'l		7093 Coi & I	m'l	70938 Com'l		
Symbol	Parameter	Test Condition	Versi	on	Typ. ⁽⁴⁾	Max.	Typ. ⁽⁴⁾	Мах.	Typ. ⁽⁴⁾	Max.	Unit
Icc	Dynamic Operating Current	CEL and CER= VIL	COM'L	L	275	465	250	400	230	355	mA
	(Both Ports Active)	Outputs Disabled f = fMAX ⁽¹⁾	IND	L	_	_	300	430	_	_	
ISB1	Standby Current	CEL = CER = VIH	COM'L	L	95	150	80	135	70	110	mA
	(Both Ports - TTL Level Inputs)	$f = fMAX^{(1)}$	IND	L		_	95	160	_	-	
ISB2	Standby Current	CE*A" = VIL and CE*B" = VIH ⁽³⁾ Active Port Outputs Disabled, f=fMAX ⁽¹⁾	COM'L	L	200	295	175	275	150	240	mA
	(One Port - TTL Level Inputs)		IND	L	1	1	195	295		1	
ISB3	Full Standby Current	Both Ports CER and	COM'L	L	0.5	3.0	0.5	3.0	0.5	3.0	mA
(Both Ports - CMOS Level Inputs)	$\overline{CEL} \ge VCC - 0.2V$ $VIN \ge VCC - 0.2V$ or $VIN \le 0.2V$, $f = 0^{(2)}$	IND	L	1	1	0.5	6.0	1	1		
ISB4	Full Standby Current (One Port -	\overline{CE} "A" $\leq 0.2V$ and	COM'L	L	190	290	170	270	140	225	mA
	CMOS Level Inputs)	$\overline{\text{CE}}$ 'B" \geq VCC - 0.2V ⁽⁵⁾ $VN \geq$ VCC - 0.2V or $VN \leq$ 0.2V, Active Port Outputs Disabled, $f = \text{fMAX}^{(1)}$	IND	L	_		190	290		_	

NOTES

4844 tbl 09

- At f = fmax, address and control lines (except Output Enable) are cycling at the maximum frequency clock cycle of 1/tcvc, using "AC TEST CONDITIONS" at input levels of GND to 3V.
- 2. f = 0 means no address, clock, or control lines change. Applies only to input at CMOS level standby.
- 3. Port "A" may be either left or right port. Port "B" is the opposite from port "A".
- 4. Vcc = 5V, TA = 25°C for Typ, and are not production tested. Icc cc(f=0) = 150mA (Typ).
- 5. $CEx = VIL \text{ means } \overline{CE}_0x = VIL \text{ and } CE_1x = VIH$
 - CEx = VIH means $\overline{\text{CE}}_{0}$ x = VIH or CE1x = VIL
 - CEx \leq 0.2V means $\overline{\text{CE}}$ ox \leq 0.2V and CE1x \geq Vcc 0.2V
 - $CEx \ge Vcc 0.2V$ means $\overline{CE}ox \ge Vcc 0.2V$ or $CE1x \le 0.2V$
 - "X" represents "L" for left port or "R" for right port.

AC Test Conditions

Input Pulse Levels	GND to 3.0V
'	0
Input Rise/Fall Times	3ns Max.
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	Figures 1,2 and 3

4844 tbl 10




Figure 1. AC Output Test load.

Figure 2. Output Test Load (For tcklz, tckHz, tolz, and toHz).
*Including scope and jig.




Figure 3. Typical Output Derating (Lumped Capacitive Load).

AC Electrical Characteristics Over the Operating Temperature Range (Read and Write Cycle Timing)⁽³⁾ ($Vcc = 5V \pm 10\%$, $TA = 0^{\circ}C$ to $+70^{\circ}C$)

`	and write cycle Timing) (vcc = 50	7093	389L7 'I Only	7093 Co	389L9 om'l Ind	7093 Com'		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
tcyc1	Clock Cycle Time (Flow-Through) ⁽²⁾	22	_	25	_	30	_	ns
tcyc2	Clock Cycle Time (Pipelined) ⁽²⁾	12	_	15	_	20	_	ns
tcн1	Clock High Time (Flow-Through) ⁽²⁾	7.5	_	12	_	12	_	ns
tCL1	Clock Low Time (Flow-Through) ⁽²⁾	7.5	_	12	_	12	_	ns
tch2	Clock High Time (Pipelined) ⁽²⁾	5		6	_	8		ns
tCL2	Clock Low Time (Pipelined) ⁽²⁾	5		6	_	8	_	ns
tr	Clock Rise Time	_	3	_	3	_	3	ns
tr	Clock Fall Time	_	3	_	3	_	3	ns
tsa	Address Setup Time	4	_	4	_	4	_	ns
tha	Address Hold Time	0	_	1	_	1	_	ns
tsc	Chip Enable Setup Time	4	_	4	_	4	_	ns
thc	Chip Enable Hold Time	0	_	1	_	1	_	ns
tsB	Byte Enable Setup Time	4		4	_	4	_	ns
tнв	Byte Enable Hold Time	0		1	_	1		ns
tsw	R/W Setup Time	4		4	_	4		ns
thw	R/W Hold Time	0	_	1	_	1	_	ns
tsp	Input Data Setup Time	4		4	_	4	_	ns
thd	Input Data Hold Time	0	_	1	_	1	_	ns
tsad	ADS Setup Time	4		4	_	4	_	ns
thad	ADS Hold Time	0		1	_	1		ns
tscn	CNTEN Setup Time	4		4	_	4		ns
thon	CNTEN Hold Time	0		1	_	1		ns
tsrst	CNTRST Setup Time	4		4	_	4	_	ns
thrst	CNTRST Hold Time	0	_	1	_	1	_	ns
toe	Output Enable to Data Valid	_	9	_	12	_	12	ns
tolz	Output Enable to Output Low-Z ⁽¹⁾	2		2	_	2		ns
tонz	Output Enable to Output High-Z ⁽¹⁾	1	7	1	7	1	7	ns
tcd1	Clock to Data Valid (Flow-Through) ⁽²⁾	_	18	_	20	_	25	ns
tCD2	Clock to Data Valid (Pipelined) ⁽²⁾	_	7.5	_	9	_	12	ns
toc	Data Output Hold After Clock High	2		2	_	2	_	ns
tckHz	Clock High to Output High-Z ⁽¹⁾	2	9	2	9	2	9	ns
tcklz	Clock High to Output Low-Z ⁽¹⁾	2		2	_	2	_	ns
Port-to-Port D	elay							-
tcwdd	Write Port Clock High to Read Data Delay	_	28	_	35	_	40	ns
tccs	Clock-to-Clock Setup Time	_	10	_	15	_	15	ns

NOTES:


4844 tbl 11

^{1.} Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 2). This parameter is guaranteed by device characterization, but is not production tested.


^{2.} The Pipelined output parameters (tcyc2, tcb2) to either the Left or Right ports when FT/PIPE = VIH. Flow-Through parameters (tcyc1, tcb1) apply when FT/PIPE = VIL for that port.

^{3.} All input signals are synchronous with respect to the clock except for the asynchronous Output Enable (OE), FT/PIPER and FT/PIPEL.

Timing Waveform of Read Cycle for Flow-Through Output (**FT**/PIPE"x" = VIL)(3,7)




Timing Waveform of Read Cycle for Pipelined Operation $(\overline{FT}/PIPE"x" = VIH)^{(3,7)}$




- 1. Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 2).
- 2. $\overline{\text{OE}}$ is asynchronously controlled; all other inputs are synchronous to the rising clock edge.
- 3. ADS = VIL, CNTEN and CNTRST = VIH.
- 4. The output is disabled (High-Impedance state) by $\overline{\text{CE}}_0$ = Vін, $\overline{\text{CE}}_1$ = Vін, $\overline{\text{UB}}_2$ = Vін, or $\overline{\text{LB}}_3$ = Vін following the next rising edge of the clock. Refer to Truth Table 1.
- 5. Addresses do not have to be accessed sequentially since ADS = VIL constantly loads the address on the rising edge of the CLK; numbers are for reference use only.
- 6. If $\overline{\sf UB}$ or $\overline{\sf LB}$ was HIGH, then the Upper Byte and/or Lower Byte of DATAout for Qn + 2 would be disabled (High-Impedance state).
- 7. "X" here denotes Left or Right port. The diagram is with respect to that port.

Timing Waveform of a Bank Select Pipelined Read (1,2)




Timing Waveform of Write with Port-to-Port Flow-Through Read^(4,5,7)




- B1 Represents Bank #1; B2 Represents Bank #2. Each Bank consists of one IDT709389 for this waveform, and are setup for depth expansion in this example. ADDRESS(B1) = ADDRESS(B2) in this situation.
- 2. $\overline{\text{UB}}$, $\overline{\text{LB}}$, $\overline{\text{OE}}$, and $\overline{\text{ADS}}$ = VIL; CE1(B1), CE1(B2), R/ $\overline{\text{W}}$, $\overline{\text{CNTEN}}$, and $\overline{\text{CNTRST}}$ = VIH.
- 3. Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 2).
- 4. $\overline{\text{CE}}_0$, $\overline{\text{UB}}$, $\overline{\text{LB}}$, and $\overline{\text{ADS}}$ = VIL; CE1, $\overline{\text{CNTEN}}$, and $\overline{\text{CNTRST}}$ = VIH.
- 5. \overline{OE} = V_{IL} for the Right Port, which is being read from. \overline{OE} = V_{IH} for the Left Port, which is being written to.
- If tccs ≤ maximum specified, then data from right port READ is not valid until the maximum specified for tcwpp.
 If tccs > maximum specified, then data from right port READ is not valid until tccs + tcp1, tcwpp does not apply in this case.
- 7. All timing is the same for both Left and Right ports. Port "A" may be either Left or Right port. Port "B" is the opposite from Port "A".


Timing Waveform of Pipelined Read-to-Write-to-Read (**OE** = VIL)(3)




Timing Waveforn of Pipelined Read-to-Write-to-Read (**OE** Controlled)⁽³⁾



- 1. Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 2).
- 2. Output state (High, Low, or High-impedance) is determined by the previous cycle control signals.
- 3. $\overline{\text{CE}}_0$, $\overline{\text{UB}}$, $\overline{\text{LB}}$, and $\overline{\text{ADS}}$ = VIL; CE1, $\overline{\text{CNTEN}}$, and $\overline{\text{CNTRST}}$ = VIH. "NOP" is "No Operation".
- 4. Addresses do not have to be accessed sequentially since $\overline{ADS} = VIL$ constantly loads the address on the rising edge of the CLK; numbers are for reference use only.
- 5. "NOP" is "No Operation." Data in memory at the selected address may be corrupted and should be re-written to guarantee data integrity.




Timing Waveform of Flow-Through Read-to-Write-to-Read (**OE** Controlled)⁽³⁾




- 1. Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 2).
- 2. Output state (High, Low, or High-impedance is determined by the previous cycle control signals.
- 3. $\overline{CE_0}$, \overline{UB} , \overline{LB} , and \overline{ADS} = VIL; $\overline{CE_1}$, \overline{CNTEN} , and \overline{CNTRST} = VIH. "NOP" is "No Operation".
- 4. Addresses do not have to be accessed sequentially since $\overline{ADS} = V_{IL}$ constantly loads the address on the rising edge of the CLK; numbers are for reference use only.
- 5. "NOP" is "No Operation." Data in memory at the selected address may be corrupted and should be re-written to guarantee data integrity.

Timing Waveform of Pipelined Read with Address Counter Advance⁽¹⁾




$Timing \, Wave form \, of \, Flow-Through \, Read \, with \, Address \, Counter \, Advance^{(1)}$




- 1. \overline{CE}_0 , \overline{OE} , \overline{UB} , and \overline{LB} = VIL; CE1, R/ \overline{W} , and \overline{CNTRST} = VIH.
- 2. If there is no address change via $\overline{ADS} = VIL$ (loading a new address) or $\overline{CNTEN} = VIL$ (advancing the address), i.e. $\overline{ADS} = VIH$ and $\overline{CNTEN} = VIH$, then the data output remains constant for subsequent clocks.

Timing Waveform of Write with Address Counter Advance (Flow-Through or Pipelined Outputs)⁽¹⁾



Timing Waveform of Counter Reset (Pipelined Outputs)(2)



- 1. \overline{CE}_0 , \overline{UB} , \overline{LB} , and $R/\overline{W} = V_{1L}$; CE_1 and $\overline{CNTRST} = V_{1H}$.
- 2. \overline{CE}_0 , \overline{UB} , \overline{LB} = VIL; CE_1 = VIH.
- 3. The "Internal Address" is equal to the "External Address" when ADS = VIL and equals the counter output when ADS = VIH.
- 4. Addresses do not have to be accessed sequentially since $\overline{ADS} = ViL$ constantly loads the address on the rising edge of the CLK; numbers are for reference use only.
- 5. Output state (High, Low, or High-impedance) is determined by the previous cycle control signals.
- 6. No dead cycle exists during counter reset. A READ or WRITE cycle may be coincidental with the counter reset cycle.
- 7. CNTEN = VIL advances Internal Address from 'An' to 'An +1'. The transition shown indicates the time required for the counter to advance. The 'An +1' Address is written to during this cycle.

A Functional Description

The IDT709389 provides a true synchronous Dual-Port Static RAM interface. Registered inputs provide minimal set-up and hold times on address, data, and all critical control inputs. All internal registers are clocked on the rising edge of the clock signal, however, the self-timed internal write pulse is independent of the LOW to HIGH transition of the clock signal.


An asynchronous output enable is provided to ease asynchronous bus interfacing. Counter enable inputs are also provided to stall the operation of the address counters for fast interleaved memory applications.

 $\overline{\text{CE}}\text{O} = \text{VIH}$ or CE1 = VIL for one clock cycle will power down the internal circuitry to reduce static power consumption. Multiple chip enables allow easier banking of multiple IDT709389's for depth expansion configurations. When the Pipelined output mode is enabled, two cycles are required with $\overline{\text{CE}}\text{O} = \text{VIL}$ and CE1 = VIH to reactivate the outputs.


Depth and Width Expansion

The IDT709389 features dual chip enables (refer to Truth Table I) in order to facilitate rapid and simple depth expansion with no requirements for external logic. Figure 4 illustrates how to control the various chip enables in order to expand two devices in depth.

The 709389 can also be used in applications requiring expanded width, as indicated in Figure 4. Since the banks are allocated at the discretion of the user, the external controller can be set up to drive the input signals for the various devices as required to allow for 36-bit or wider applications.



Ordering Information



Industrial temperature range is available.

For specific speeds, packages and powers contact your sales office.

Datasheet Document History

9/30/99: Initial Public Release 11/10/99: Replaced IDT logo

12/22/99: Page 1 Added missing diamond

1/10/01: Page 4 Changed information in Truth Table II

 $Increased\,storage\,temperature\,parameter$

Clarified Taparameter

Page 5 DC Electrical parameters-changed wording from "open" to "disabled"

Changed ±200mV to 0mV in notes Removed Preliminary status

10/18/01: Page 2 Added date revision for pin configuration

Page 5 & 7 Added Industrial temp to column heading and values for 9ns speed to DC & AC Electrical Characteristics

Page 15 Added Industrial temp offering to 9ns ordering information Page 4, 5 & 7 Removed Industrial temp footnote from all tables

Page 1 & 15 Replace TM logo with ® logo

01/29/09: Page 15 Removed "IDT" from orderable part number



CORPORATE HEADQUARTERS

6024 Silver Creek Valley Road San Jose, CA 95138 for SALES:

800-345-7015 or 408-284-8200 fax: 408-284-2775

tax: 408-284-2775 www.idt.com for Tech Support: 408-284-2794 DualPortHelp@idt.com