

2.5V CMOS Static RAM 1 Meg (64K x 16-Bit)

IDT71T016SA

Features


- 64K x 16 advanced high-speed CMOS Static RAM
- Equal access and cycle times
 - Commercial and Industrial: 12/15/20ns
- One Chip Select plus one Output Enable pin
- Bidirectional data inputs and outputs directly LVTTL-compatible
- Low power consumption via chip deselect
- Upper and Lower Byte Enable Pins
- Single 2.5V power supply
- Available in 44-pin TSOP package

The IDT71T016 is a 1,048,576-bit high-speed Static RAM organized as 64K x 16. It is fabricated using IDT's high-performance, high-reliability CMOS technology. This state-of-the-art technology, combined with innovative circuit design techniques, provides a cost-effective solution for highspeed memory needs.

The IDT71T016 has an output enable pin which operates as fast as 6ns, with address access times as fast as 12ns. All bidirectional inputs and outputs of the IDT71T016 are LVTTL-compatible and operation is from a single 2.5V supply. Fully static asynchronous circuitry is used, requiring no clocks or refresh for operation.


The IDT71T016 is packaged in a JEDEC standard 44-pin TSOP Type II.

Functional Block Diagram



MAY 2009

Pin Configurations



TSOP Top View

Pin Description

A0 – A 15	Address Inputs	Input
C S	Chip Select	Input
WE	Write Enable	Input
ŌĒ	Output Enable	Input
BHE	High Byte Enable	Input
BLE	Low Byte Enable	Input
I/O0 - I/O15	Data Input/Output	VO
VDD	2.5V Power Power	
Vss	Ground	Gnd

5326 tbl 01

Truth Table⁽¹⁾

<u>cs</u>	ŌĒ	WE	BLE	BHE	I/O ₀ -I/O ₇	I/O8-I/O15	Function
Н	Х	Х	Х	Х	High-Z	High-Z	Deselected – Standby
L	L	Н	L	Н	DATAout	High-Z	Low Byte Read
L	L	Н	Н	L	High-Z	DATAout	High Byte Read
L	L	Н	L	L	DATAout	DATAout	Word Read
L	Х	L	L	L	DATAIN	DATAIN	Word Write
L	Х	L	L	Н	DATAIN	High-Z	Low Byte Write
L	Х	L	Н	L	High-Z	DATAIN	High Byte Write
L	Н	Н	Х	Х	High-Z	High-Z	Outputs Disabled
L	Х	Х	Н	Н	High-Z	High-Z	Outputs Disabled

NOTE:

1. $H = V_{IH}, L = V_{IL}, X = Don't care.$

5326 tbl 02

Absolute Maximum Ratings⁽¹⁾

Symbol	Rating	Value	Unit
VDD	Supply Voltage Relative to Vss	-0.3 to +3.6	V
VIN, VOUT	Terminal Voltage Relative to Vss	-0.3 to VDD+0.3	V
TBIAS	Temperature Under Bias	–55 to +125	۰C
Tstg	TG Storage Temperature –55 to +125		۰C
Рт	Power Dissipation	1.25	W
ЮИТ	DC Output Current	50	mA

NOTE: 5326 tbl 03

Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause
permanent damage to the device. This is a stress rating only and functional operation
of the device at these or any other conditions above those indicated in the operational
sections of this specification is not implied. Exposure to absolute maximum rating
conditions for extended periods may affect reliability.

Capacitance

 $(TA = +25^{\circ}C, f = 1.0MHz)$

Symbol	Parameter ⁽¹⁾	Conditions	Max.	Unit
CIN	Input Capacitance	VIN = 3dV	6	pF
Cvo	I/O Capacitance	Vout = 3dV	7	pF

NOTE:

1. This parameter is guaranteed by device characterization, but not production tested.

DC Electrical Characteristics

(VDD = Min. to Max., Commercial and Industrial Temperature Ranges)

		IDT71T016SA		016SA	
Symbol	Parameter	Test Condition	Min.	Max.	Unit
Iu	Input Leakage Current	VDD = Max., VIN = Vss to VDD		5	μA
ILO	Output Leakage Current	$V_{DD} = Max., \overline{CS} = V_{IH}, V_{OUT} = V_{SS} \text{ to } V_{DD}$	_	5	μA
Vol	Output Low Voltage	lol = 2.0mA, VDD = Min.	_	0.7	V
Vон	Output High Voltage	IOH = 2.0mA, VDD = Min.	1.7	_	V

DC Electrical Characteristics (1,2)

(VDD = Min. to Max., VLC = 0.2V, VHC = VDD - 0.2V)

71T016SA12 71T016SA15 71T016SA20 **Parameter** Symbol Com'l Ind Com'l Ind Com'l Ind Unit 150 130 130 120 120 Max. 160 Dynamic Operating Current **I**cc mA $\overline{CS} \leq VLC$, Outputs Open, VDD = Max., f = fMax⁽³⁾ Typ.(4) 85 80 Dynamic Standby Power Supply Current **I**SB 40 45 35 35 30 30 mΑ CS > VHC, Outputs Open, VDD = Max., f = fMAX(3) Full Standby Power Supply Current (static) 15 15 15 15 15 15 mΑ $\overline{\text{CS}} \ge \text{VHC}$, Outputs Open, VDD = Max., f = $0^{(3)}$

NOTES:

- 1. All values are maximum guaranteed values.
- 2. All inputs switch between 0.2V (Low) and VDD 0.2V (High).
- 3. $f_{MAX} = 1/t_{RC}$ (all address inputs are cycling at f_{MAX}); f = 0 means no address input lines are changing.
- Typical values are measured at 2.5V, 25°C and with equal read and write cycles. This parameter is guaranteed by device characterization but is not production tested.

Recommended Operating Temperature and Supply Voltage

Grade	Temperature	Vss	V DD
Commercial	0°C to +70°C	0V	See Below
Industrial	-40°C to +85°C	0V	See Below

5326 tbl 04

Recommended DC Operating Conditions

Symbol	Parameter	Min.	Тур.	Max.	Unit
VDD	Supply Voltage	2.375	2.5	2.625	٧
Vss	Ground	0	0	0	٧
VIH	Input High Voltage	1.7	_	VDD+0.3 ⁽¹⁾	٧
VIL	Input Low Voltage	-0.3(2)		0.7	٧

NOTES:

- 5326 tbl 05
- VIH (max) = VDD + 1.0V a.c. (pulse width less than tcyc/2) for I ≤ 20 mA, once per cycle.
- 2. VIL (min) = -1.0V a.c. (pulse width less than tcyc/2) for $I \le 20$ mA, once per cycle.

5326 tbl 07

5326 tbl 8

AC Test Conditions

Input Pulse Levels	0V to 2.5V
Input Rise/Fall Times	1.5ns
Input Timing Reference Levels	(VDD/2)
Output Reference Levels	(VDD/2)
AC Test Load	See Figure 1, 2 and 3

5326 tbl 09

AC Test Loads





Figure 1. AC Test Load



*Including jig and scope capacitance.

Figure 2. AC Test Load (for tclz, tolz, tchz, tohz, tow, and twhz)





Figure 3. Output Capacitive Derating

AC Electrical Characteristics (VDD = Min. to Max., Commercial and Industrial Temperature Ranges)

		71T01	6SA12	71T01	6SA15	71T01	6SA20	
Symbol	bol Parameter		Max.	Min.	Max.	Min.	Max.	Unit
READ CYCL	E							
trc	Read Cycle Time	12	_	15	_	20		ns
taa	Address Access Time	_	12		15		20	ns
tacs	Chip Select Access Time		12		15		20	ns
tclz ⁽¹⁾	Chip Select Low to Output in Low-Z	4	_	5	_	5	_	ns
tchz ⁽¹⁾	Chip Select High to Output in High-Z		6		6		8	ns
toe	Output Enable Low to Output Valid		6		7		8	ns
tolz ⁽¹⁾	Output Enable Low to Output in Low-Z	0	_	0		0		ns
tohz ⁽¹⁾	Output Enable High to Output in High-Z	_	6		6		8	ns
tон	Output Hold from Address Change	4	_	4	_	4	_	ns
tве	Byte Enable Low to Output Valid	_	6	_	7		8	ns
tblz ⁽¹⁾	Byte Enable Low to Output in Low-Z	0		0		0		ns
t _{BHZ} ⁽¹⁾	Byte Enable High to Output in High-Z		6		6		8	ns
WRITE CYC	LE							
twc	Write Cycle Time	12	_	15		20		ns
taw	Address Valid to End of Write	8	_	10		12		ns
tcw	Chip Select Low to End of Write	8	_	10	_	12		ns
tвw	Byte Enable Low to End of Write	8	_	10	_	12	_	ns
tas	Address Set-up Time	0	_	0		0		ns
twr	Address Hold from End of Write	0	_	0		0		ns
twp	Write Pulse Width	8		10		12		ns
tow	Data Valid to End of Write	6	_	7		9		ns
tон	Data Hold Time	0		0		0		ns
tow ⁽¹⁾	Write Enable High to Output in Low-Z	3	_	3		3	_	ns
twnz ⁽¹⁾	Write Enable Low to Output in High-Z		6		6		8	ns

5326 tbl 10

Timing Waveform of Read Cycle No. 1(1,2,3)




NOTES:

- WE is HIGH for Read Cycle.
 Device is continuously selected, CS is LOW.
- OE, BHE, and BLE are LOW.

^{1.} This parameter is guaranteed with the AC Load (Figure 2) by device characterization, but is not production tested.


Timing Waveform of Read Cycle No. 2⁽¹⁾



NOTES:

- 1. WE is HIGH for Read Cycle.
- 2. Address must be valid prior to or coincident with the later of \overline{CS} , \overline{BHE} , or \overline{BLE} transition LOW; otherwise tAA is the limiting parameter.
- 3. Transition is measured ±200mV from steady state.


Timing Waveform of Write Cycle No. 1 (WE Controlled Timing)(1,2,4)




NOTES:

- 1. A write occurs during the overlap of a LOW \overline{CS} , LOW \overline{BHE} or \overline{BLE} , and a LOW \overline{WE} .
- 2. \overline{OE} is continuously HIGH. If during a \overline{WE} controlled write cycle \overline{OE} is LOW, twp must be greater than or equal to twnz + tow to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If \overline{OE} is HIGH during a \overline{WE} controlled write cycle, this requirement does not apply and the minimum write pulse is as short as the specified twp.
- 3. During this period, I/O pins are in the output state, and input signals must not be applied.
- 4. If the $\overline{\text{CS}}$ LOW or $\overline{\text{BHE}}$ and $\overline{\text{BLE}}$ LOW transition occurs simultaneously with or after the $\overline{\text{WE}}$ LOW transition, the outputs remain in a high-impedance state.
- 5. Transition is measured ±200mV from steady state.

Timing Waveform of Write Cycle No. 2 (CS Controlled Timing)(1,4)




Timing Waveform of Write Cycle No. 3 (BHE, BLE Controlled Timing)(1,4)



NOTES:

- 1. A write occurs during the overlap of a LOW \overline{CS} , LOW \overline{BHE} or \overline{BLE} , and a LOW \overline{WE} .
- 2. \overline{OE} is continuously HIGH. If during a \overline{WE} controlled write cycle \overline{OE} is LOW, twp must be greater than or equal to twHz + tow to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If \overline{OE} is HIGH during a \overline{WE} controlled write cycle, this requirement does not apply and the minimum write pulse is as short as the specified twp.
- 3. During this period, I/O pins are in the output state, and input signals must not be applied.
- 4. If the $\overline{\text{CS}}$ LOW or $\overline{\text{BHE}}$ and $\overline{\text{BLE}}$ LOW transition occurs simultaneously with or after the $\overline{\text{WE}}$ LOW transition, the outputs remain in a high-impedance state.
- 5. Transition is measured ±200mV from steady state.

Ordering Information



Datasheet Document History

Rev	<u>Date</u>	<u>Page</u>	<u>Description</u>
0	08/23/01		Created new datasheet
1	04/16/04	p. 1-8	Updated datasheet to full release version.
		p. 3	Updated overshoot and undershoot specifications and typical DC electrical characteristics.
2	07/14/08	p. 1,2,6,7	Corrected pin labels output enable, chip select, write enable, high and low byte enables to be \overline{OE} , \overline{CS} , \overline{WE} , \overline{BHE} , \overline{BLE} to reflect active low nature.
3	05/12/09	p. 1-3,5,8	Deleted Y, BF packages, 10ns speed and Added PHG package. Updated the ordering information by removing the "IDT" notation.



CORPORATE HEADQUARTERS 6024 Silver Creek Valley Road San Jose, CA 95138 for SALES: 800-345-7015 or 408-284-8200 fax: 408-284-2775 www.idt.com for Tech Support: ipchelp@idt.com 800-345-7015