

Datasheet May 6, 2005 FN8083.0

Terminal Voltage 0V to 13.2V, 128 Taps Up/Down Interface

The Intersil ISL95310 is a digitally controlled potentiometer (XDCP). The device consists of a resistor array, wiper switches, a control section, and nonvolatile memory. The wiper position is controlled by an Up/Down interface.

The potentiometer is implemented by a resistor array composed of 127 resistive elements and a wiper switching network. Between each element and at either end are tap points accessible to the wiper terminal. The wiper of each potentiometer has an associated volatile Wiper Counter Register (WR) and a non-volatile Initial Value Register (IVR) that can be directly written to and read by the user. The contents of the WR controls the position of the wiper on the resistor array through the switches. At power-up, the device recalls the contents of the default data registers to the corresponding WR. The position of the wiper element is controlled by the $\overline{\text{CS}}$, $\overline{\text{U/D}}$, and $\overline{\text{INC}}$ inputs. The position of the wiper can be stored in nonvolatile memory and then be recalled upon a subsequent power-up operation.

The device can be used as a three-terminal potentiometer or as a two-terminal variable resistor in a wide variety of applications including:

- · LCD contrast control
- · Parameter and bias adjustments
- · Mechanical potentiometer replacement
- · Industrial and automotive control

Ordering Information

PART NUMBER	RESISTANCE OPTION (Ω)	TEMP RANGE (°C)	PACKAGE
ISL95310WIU10Z (See Note)	10K	-40 to +85	10 Ld MSOP (Pb-Free)
ISL95310UIU10Z (See Note)	50K	-40 to +85	10 Ld MSOP (Pb-Free)

Add "-TK" suffix for tape and reel.


NOTE: Intersil Pb-free plus anneal products employ special Pb-free material sets; molding compounds/die attach materials and 100% matte tin plate termination finish, which are RoHS compliant and compatible with both SnPb and Pb-free soldering operations. Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.

Features


- · Non-volatile solid-state potentiometer
- · Up/down interface with chip select enable
- DCP terminal voltage, 0 to +13.2V
- 128 wiper tap points 0.8% resolution
 - Wiper position stored in nonvolatile memory and recalled on power-up
- 127 resistive elements
 - Temperature compensated
 - Low wiper resistance 70Ω typical @ 3.3V
- Low power CMOS
 - Standby current, 2µA at V_{CC} = +3.6V
- · High reliability
 - Endurance, 200,000 data changes per bit
 - Register data retention 50 years @ T ≤ 75°C
- R_{TOTAL} values = 10kΩ, 50kΩ
- 10-lead MSOP package
 - Pb-free plus anneal available (RoHS compliant)

Pinout





Block Diagram



Pin Descriptions

PIN NUMBER	SYMBOL	DESCRIPTION
1	U/D	Controls the direction of wiper movement and whether the counter is incremented or decremented
2	GND	Ground
3	V _{CC}	Positive logic supply voltage
4	CS	Chip select; the device is selected when the $\overline{\text{CS}}$ input is LOW; also used to initiate a nonvolatile store
5	NC	No connect; pin is to be left unconnected
6	RH	A fixed terminal for one end of the potentiometer resistor
7	RW	The wiper terminal which is equivalent to the movable terminal of a potentiometer
8	RL	A fixed terminal for one end of the potentiometer resistor
9	V+	Positive bias voltage for the potentiometer wiper control
10	ĪNC	Increment input; negative edge triggered

Absolute Maximum Ratings

Recommended Operating Conditions

Temperature Range (Industrial)	40°C to +85°C
V _{CC}	2.7V to 5.5V
V+	8.0V to 13.2V
Wiper current of each DCP	±3.0mA

CAUTION: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only; functional operation of the device (at these or any other conditions above those listed in the operational sections of this specification) is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Analog Specifications Over recommended operating conditions unless otherwise stated.

SYMBOL	PARAMETER	TEST CONDITIONS	MIN	TYP (Note 1)	MAX	UNIT
R _{TOTAL}	R _H to R _L resistance	W option		10		kΩ
		U option		50		kΩ
	R _H to R _L resistance tolerance		-20		+20	%
V_{RH}	R _H terminal voltage	V _{RL} = 0V	0		V+	V
R _W	Wiper resistance	V+ = 12V, wiper current = V+ / R _{TOTAL}		70	200	Ω
C _H /C _L /C _W	Potentiometer Capacitance (Note 13)			10/10/ 25		pF
I _{LkgDCP}	Leakage on DCP pins	Voltage at pin from GND to V+		0.1	1	μA
VOLTAGE DI	VIDER MODE (0V @ R _L ; V+ @ R _H ; me	easured at R _W , unloaded)				•
INL (Note 6)	Integral non-linearity		-1		1	LSB (Note 2)
DNL	Differential non-linearity	W option	-0.75		0.75	LSB
(Note 5)		U option	-0.5		0.5	(Note 2)
ZSerror (Note 3)	Zero-scale error	U option	0	1	7	LSB
		W option	0	0.5	2	(Note 2)
FSerror	Full-scale error	U option	-7	-1	0	LSB
(Note 4)		W option	-2	-1	0	(Note 2)
TC _V (Note 7)	Ratiometric Temperature Coefficient	DCP register set to 40 hex		±4		ppm/°C
RESISTOR M	ODE (Measurements between R _W and	R _L with R _H not connected, or between R _W and R	H with RL	not connect	ed)	1
RINL (Note 11)	Integral non-linearity	DCP register set between 20 hex and 7F hex; monotonic over all tap positions	-1		1	MI (Note 8)
RDNL	Differential non-linearity	W option	-0.75		0.75	MI
(Note 10)		U option	-0.5		0.5	(Note 8)
Roffset (Note 9)	Offset	DCP Register set to 00 hex, W option	0	1	7	MI (Note 8)
		DCP Register set to 00 hex, U option	0	0.5	2	MI (Note 8)
TC _R (Note 12)	Resistance Temperature Coefficient	DCP register set between 20 hex and 7F hex		±45		ppm/°C

intersil FN8083.0 May 6, 2005

Operating Specifications Over the recommended operating conditions unless otherwise specified.

SYMBOL	PARAMETER	TEST CONDITIONS	MIN	TYP (Note 1)	MAX	UNIT
I _{CC1}	V _{CC} supply current, volatile write/read	$\overline{\text{CS}}$ = V _{IL} , U/ $\overline{\text{D}}$ = V _{IL} or V _{IH} and INC = 0.4V/2.4V min; t _{CYC} R _L , R _H , R _W not connected			1	mA
I _{CC2}	V _{CC} supply current, nonvolatile write	$\overline{\text{CS}} = \text{V}_{\text{IL}}, \text{ U/}\overline{\text{D}} = \text{V}_{\text{IL}} \text{ or V}_{\text{IH}} \text{ and INC} = 0.4\text{V}/2.4\text{V}$ min; $\text{t}_{\text{CYC}} \text{R}_{\text{L}}, \text{R}_{\text{H}}, \text{R}_{\text{W}} \text{ not connected}$		3	mA	
I _{SB}	V _{CC} current, standby	V _{CC} = +5.5V, 2-wire interface in standby state			5	μA
		V _{CC} = +3.6V, 2-wire interface in standby state			2	μΑ
I _{V+}	V+ bias current	V+ = 13.2V; V _{CC} = +5.5V			1	μΑ
I _{LkgDig}	Leakage current, at pins INC, CS, U/D, A0, and A1 pins	Voltage at pin from GND to V _{CC}	-10		10	μA
I _{LI}	CS input leakage current	$V_{IN} = V_{CC}$			±1	μΑ
		$V_{CC} = 3V, \overline{CS} = 0$	60	100	150	μΑ
		$V_{CC} = 5V, \overline{CS} = 0$	120	200	250	μΑ
I _{V+}	V+ bias current	V+ = 13.2V; V _{CC} = +5.5V			1	μΑ
t _{DCP} (Note 13)	DCP wiper response time	INC falling edge of last bit of DCP data byte to wiper change			1	μs
Vpor (Note 13)	Power-on recall voltage	Minimum V _{CC} at which memory recall occurs	1.8		2.6	V
V _{CC} Ramp (Note 13)	V _{CC} ramp rate		0.2			V/ms
t _D (Note 13)	Power up delay	V _{CC} above Vpor, to DCP initial value register recall completed, and 2-wire Interface in standby state			3	ms
EEPROM SP	ECS			1		II.
	EEPROM endurance		150,000			Cycles
	EEPROM retention	Temperature ≤ 75°C	50			Years
SERIAL INTE	ERFACE SPECS					
V_{IL}	INC, CS, and U/D		-0.3		0.3* V _{CC}	V
V _{IH}	INC, CS, and U/D		0.7* V _{CC}		V _{CC} +	V
Hysteresis (Note 13)	INC, CS, and U/D input buffer hysteresis		0.05* V _{CC}			V
Cpin (Note 13)	INC, CS, and U/D pin capacitance				10	pF

$\textbf{AC Electrical Specifications} \qquad \text{V}_{CC} = 5 \text{V} \pm 10\%, \ \text{T}_{A} = \text{Full Operating Temperature Range unless otherwise stated}$

SYMBOL	PARAMETER	MIN	TYP (Note 4)	MAX	UNIT
t _{Cl}	CS to INC setup	100			ns
t _{ID} (Note 13)	INC HIGH to U/D change	100			ns
t _{DI} (Note 13)	U/D to INC setup	1			μs
t _{IL}	INC LOW period	1			μs
t _{IH}	INC HIGH period	1			μs
t _{IC}	INC inactive to CS inactive	1			μs

AC Electrical Specifications V_{CC} = 5V ±10%, T_A = Full Operating Temperature Range unless otherwise stated (Continued)

SYMBOL	PARAMETER	MIN	TYP (Note 4)	MAX	UNIT
t _{CPHS}	CS deselect time (STORE)	20			ms
t _{CPHNS} (Note 13)	CS deselect time (NO STORE)	1			μs
t _{IW} (Note 13)	INC to R _W change		100	500	μs
tCYC	INC cycle time	4			μs
t _R , t _F (Note 13)	INC input rise and fall time			500	μs

NOTES:

- 1. Typical values are for $T_A = 25$ °C and 3.3V supply voltage.
- 2. LSB: [V(R_W)₁₂₇ V(R_W)₀]/127. V(R_W)₁₂₇ and V(R_W)₀ are V(R_W) for the DCP register set to 7F hex and 00 hex respectively. LSB is the incremental voltage when changing from one tap to an adjacent tap.
- 3. ZS error = $V(R_W)_0/LSB$.
- 4. FS error = $[V(R_W)_{127} V+]/LSB$.
- 5. DNL = $[V(R_W)_i V(R_W)_{i-1}]/LSB-1$, for i = 1 to 127. i is the DCP register setting.
- 6. $INL = V(R_W)_i (i \cdot LSB V(R_W)_0)$ for i = 1 to 127.

7.
$$TC_V = \frac{Max(V(RW)_i) - Min(V(RW)_i)}{[Max(V(RW)_i) + Min(V(RW)_i)] \S 2} x \frac{106}{125^{\circ}C}$$

for i = 16 to 120 decimal, $T = -40^{\circ}$ C to 85°C. Max() is the maximum value of the wiper voltage and Min () is the minimum value of the wiper voltage over the temperature range.

- 8. MI = $|R_{127} R_0|/127$. R_{127} and R_0 are the measured resistances for the DCP register set to 7F hex and 00 hex respectively.
- 9. Roffset = R_0/MI , when measuring between R_W and R_L . Roffset = R_{127}/MI , when measuring between R_W and R_{H} .
- 10. RDNL = $(R_i R_{i-1})/MI$, for i = 16 to 127.
- 11. RINL = $[R_i (MI \cdot i) R_0]/MI$, for i = 16 to 127.

12.
$$TC_R = \frac{[Max(Ri) - Min(Ri)]}{[Max(Ri) + Min(Ri)] \S 2} \times \frac{10^6}{125^{\circ}C}$$

for i = 16 to 127, T = -40°C to 85°C. Max() is the maximum value of the resistance and Min () is the minimum value of the resistance over the temperature range.

- 13. This parameter is not 100% tested.
- 14. t_{WC} is the minimum cycle time to be allowed for any non-volatile Write by the user, unless Acknowledge Polling is used. It is the time from a valid STOP condition at the end of a Write sequence of a 3-wire serial interface Write operation, to the end of the self-timed internal non-volatile write cycle.


Symbol Table

WAVEFORM	INPUTS	OUTPUTS
	Must be steady	Will be steady
	May change from Low to High	Will change from Low to High
	May change from High to Low	Will change from High to Low
	Don't Care: Changes Allowed	Changing: State Not Known
	N/A	Center Line is High Impedance

intersil

5

A.C. Timing



Power Up and Down Requirements

In order to prevent unwanted tap position changes, or an inadvertent store, bring the $\overline{\text{CS}}$ and $\overline{\text{INC}}$ high before or concurrently with the V_{CC} pin on power-up. The potentiometer voltages must be applied after this sequence is completed. During power-up, the data sheet parameters for the DCP do not fully apply until 1ms after V_{CC} reaches its final value. The V_{CC} ramp spec is always in effect.

Pin Descriptions

R_H and R_L

The high (R_H) and low (R_L) terminals of the ISL95310 are equivalent to the fixed terminals of a mechanical potentiometer. The terminology of R_L and R_H references the relative position of the terminal in relation to wiper movement direction selected by the U/ $\overline{\rm D}$ input and not the voltage potential on the terminal.

R_w

R_W is the wiper terminal and is equivalent to the movable terminal of a mechanical potentiometer. The position of the wiper within the array is determined by the control inputs.

$Up/Down (U/\overline{D})$

The U/\overline{D} input controls the direction of the wiper movement and whether the counter is decremented.

Increment (INC)

The $\overline{\text{INC}}$ input is negative-edge triggered. Toggling $\overline{\text{INC}}$ will move the wiper and either increment or decrement the counter in the direction indicated by the logic level on the U/\overline{D} input.

Chip Select (CS)

The device is selected when the $\overline{\text{CS}}$ input is LOW. The current counter value is stored in nonvolatile memory when

CS is returned HIGH while the INC input is also HIGH. After the store operation is complete the ISL95310 will be placed in the low power standby mode until the device is selected once again.

Principles of Operation

There are three sections of the ISL95310: the input control, counter and decode section; the nonvolatile memory; and the resistor array. The input control section operates just like an up/down counter. The output of this counter is decoded to turn on a single electronic switch connecting a point on the resistor array to the wiper output. Under the proper conditions the contents of the counter can be stored in nonvolatile memory and retained for future use. The resistor array is comprised of 127 individual resistors connected in series. At either end of the array and between each resistor is an electronic switch that transfers the potential at that point to the wiper.

The wiper, when at either fixed terminal, acts like its mechanical equivalent and does not move beyond the last position. That is, the counter does not wrap around when clocked to either extreme.

The electronic switches on the device operate in a "make before break" mode when the wiper changes tap positions. If the wiper is moved several positions, multiple taps are connected to the wiper for t_{IW} (\overline{INC} to V_W change). The R_{TOTAL} value for the device can temporarily be reduced by a significant amount if the wiper is moved several positions.

When the device is powered-down, the last wiper position stored will be maintained in the nonvolatile memory. When power is restored, the contents of the memory are recalled and the wiper is set to the value last stored.

intersil FN8083.0 May 6, 2005

On applying power to the ISL95310, the V_{CC} supply should have a monotonic ramp to the specified operating voltage. It is important that once V_{CC} reaches 1V that it increases to at least 2.5V in less than 7.5ms (0.2V/ms). The ramp rate before and after these thresholds is not important.

 V_{CC} must be applied prior to, or simultaneously, with V+. Under no condition should V+ be applied without $V_{CC}.$ While the sequence of applying V+ and V_{CC} to the ISL95310 does not affect the proper recall of the wiper position, applying V+ before V_{CC} powers the electronic switches of the DCP before the electronic switch control signals are applied. This can result in multiple electronic switches being turned on, which could load the power supply and cause brief, unexpected potentiometer wiper settings.

To prevent unknown wiper positions on the ISL95310 on power down, it is recommended that V+ turn off before or simultaneously with V_{CC} . If V+ remains on after V_{CC} turns off, the wiper position can remain unchanged from its previous setting or it can go to an undefined state.

Instructions and Programming

The $\overline{\text{INC}}$, $\overline{\text{U/D}}$ and $\overline{\text{CS}}$ inputs control the movement of the wiper along the resistor array. With $\overline{\text{CS}}$ set LOW the device is selected and enabled to respond to the $\overline{\text{U/D}}$ and $\overline{\text{INC}}$ inputs. HIGH to LOW transitions on $\overline{\text{INC}}$ will increment or decrement (depending on the state of the $\overline{\text{U/D}}$ input) a seven bit counter. The output of this counter is decoded to select one of one hundred wiper positions along the resistive array.

The value of the counter is stored in nonvolatile memory whenever $\overline{\text{CS}}$ transitions HIGH while the $\overline{\text{INC}}$ input is also HIGH.

The system may select the ISL95310, move the wiper and deselect the device without having to store the latest wiper position in nonvolatile memory. After the wiper movement is performed as described above and once the new position is reached, the system must keep $\overline{\text{INC}}$ LOW while taking $\overline{\text{CS}}$ HIGH. The new wiper position will be maintained until changed by the system or until a power-up/down cycle recalled the previously stored data.

This procedure allows the system to always power-up to a preset value stored in nonvolatile memory; then during system operation minor adjustments could be made. The adjustments might be based on user preference, system parameter changes due to temperature drift, etc.

The state of U/\overline{D} may be changed while \overline{CS} remains LOW. This allows the host system to enable the device and then move the wiper up and down until the proper trim is attained. During initial power-up \overline{CS} must go high along with or before V_{CC} to avoid an accidental store generation.


TABLE 1. MODE SELECTION


cs	INC	U/D	MODE
L	~	Н	Wiper up
L	1	L	Wiper down
 	Н	Х	Store wiper position
Н	Х	Х	Standby current
 	L	Х	No store, return to standby
Н	Н	Х	Standby
_	L	Н	Wiper up one position (not recommended)
	L	L	Wiper down one position (not recommended)


intersil FN8083.0 May 6, 2005


Packaging Information

10 Lead MSOP, Package Code









NOTES:

- 1. Package dimensions conform to JEDEC specification MO-187BA.
- Does not include mold flash, protrusion or gate burrs, mold flash protrusions or gate burrs shall not exceed 0.15 mm per side.
- 3. Does not include interlead flash or protrusion. Interlead flash or protrusion shall not exceed 0.15 mm per side.
- 4. 4 Does not include dambar protrusion. Allowable dambar protrusion shall be 0.8 mm.
- 5. Lead span/stand-off height/coplanarity are considered as special characteristics.
- 6. Controlling dimensions in inches [mm].

All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems. Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com

intersil

FN8083.0

May 6, 2005