

### LTC2609/LTC2619/LTC2629

### Quad 16-/14-/12-Bit Rail-to-Rail DACs with I<sup>2</sup>C Interface

### FEATURES

- Smallest Pin-Compatible Quad DACs: LTC2609: 16 Bits LTC2619: 14 Bits LTC2629: 12 Bits
- Guaranteed Monotonic Over Temperature
- Separate Reference Inputs
- 27 Selectable Addresses
- 400kHz l<sup>2</sup>C<sup>™</sup> Interface
- Wide 2.7V to 5.5V Supply Range
- Low Power Operation: 250µA per DAC at 3V
- Individual Channel Power Down to 1µA (Max)
- High Rail-to-Rail Output Drive (±15mA, Min)
- Ultralow Crosstalk Between DACs (5µV)
- LTC2609/LTC2619/LTC2629: Power-On Reset to Zero Scale
- LTC2609-1/LTC2619-1/LTC2629-1: Power-On Reset to Midscale
- Tiny 16-Lead Narrow SSOP Package

### **APPLICATIONS**

- Mobile Communications
- Process Control and Industrial Automation
- Automatic Test Equipment and Instrumentation

# DESCRIPTION

The LTC<sup>®</sup>2609/LTC2619/LTC2629 are quad 16-, 14- and 12-bit, 2.7V-to-5.5V rail-to-rail voltage output DACs in a 16-lead SSOP package. They have built-in high performance output buffers and are guaranteed monotonic.


These parts establish new board-density benchmarks for 16- and 14-bit DACs and advance performance standards for output drive and load regulation in single-supply, voltage-output DACs.


The parts use a 2-wire,  $l^2C$  compatible serial interface. The LTC2609/LTC2619/LTC2629 operate in both the standard mode (clock rate of 100kHz) and the fast mode (clock rate of 400kHz).

The LTC2609/LTC2619/LTC2629 incorporate a power-on reset circuit. During power-up, the voltage outputs rise less than 10mV above zero scale; after power-up, they stay at zero scale until a valid write and update take place. The power-on reset circuit resets the LTC2609-1/LTC2619-1/LTC2629-1 to midscale. The voltage outputs stay at midscale until a valid write and update take place.

T, LTC and LT are registered trademarks of Linear Technology Corporation. All other trademarks are the property of their respective owners. Protected by U.S. Patents, including 5396245. Patent pending.

### **BLOCK DIAGRAM**







### **ABSOLUTE MAXIMUM RATINGS (Note 1)**

Any Pin to GND	0.3V to 6V
Any Pin to V <sub>CC</sub>	6V to 0.3V
Maximum Junction Temperature	125°C
Storage Temperature Range	-65°C to 125°C
Lead Temperature (Soldering, 10 sec).	300°C

**Operating Temperature Range:** LTC2609C/LTC2619C/LTC2629C LTC2609C-1/LTC2619C-1/LTC2629C-1 ... 0°C to 70°C LTC2609I/LTC2619I/LTC2629I LTC2609I-1/LTC2619I-1/LTC2629I-1.. -40°C to 85°C

### PACKAGE/ORDER INFORMATION

	ORDER PART NUMBER	GN PART MARKING
TOP VIEW         GND       1       16       V <sub>CC</sub> REFLO       2       15       REFD         REFA       3       14       V <sub>OUTD</sub> VOUTA       4       13       V <sub>OUTC</sub> VOUTB       5       12       REFC         REFB       6       11       CA0         CA2       7       10       CA1         SCL       8       9       SDA	LTC2609CGN LTC2609CGN-1 LTC2609IGN LTC2609IGN-1 LTC2619CGN LTC2619CGN-1 LTC2619IGN LTC2619IGN LTC2619IGN-1 LTC2629CGN	2609 26091 26091 26091 26191 26191 26191 26191 26191 261911 2629
GN PACKAGE 16-LEAD PLASTIC SSOP T <sub>JMAX</sub> = 135°C, θ <sub>JA</sub> = 150°C	LTC2629CGN-1 LTC2629IGN LTC2629IGN-1	26291 26291 262911

Consult LTC Marketing for parts specified with wider operating temperature ranges.

# **ELECTRICAL CHARACTERISTICS** The • denotes specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^{\circ}C$ . REFA = REFB = REFC = REFD = 4.096V ( $V_{CC} = 5V$ ), REFA = REFB = REFC = REFD = 2.048V ( $V_{CC} = 2.7V$ ), REFLO = 0V, $V_{OUT}$ unloaded, unless otherwise noted.

						2629-1	1		2619-1	1			
SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
DC Perfor	mance												
	Resolution			12			14			16			Bits
	Monotonicity	(Note 2)	٠	12			14			16			Bits
DNL	Differential Nonlinearity	(Note 2)	٠			±0.5			±1			±1	LSB
INL	Integral Nonlinearity	(Note 2)	•		±1	±4		±4	±16		±16	±64	LSB
	Load Regulation	$\label{eq:V_REF} \begin{array}{l} V_{REF} = V_{CC} = 5V, \mbox{ Midscale} \\ I_{OUT} = 0mA \mbox{ to } 15mA \mbox{ Sourcing} \\ I_{OUT} = 0mA \mbox{ to } 15mA \mbox{ Sinking} \end{array}$	•		0.02 0.02	0.125 0.125		0.1 0.1	0.5 0.5		0.3 0.4	2 2	LSB/mA LSB/mA
		V <sub>REF</sub> = V <sub>CC</sub> = 2.7V, Midscale I <sub>OUT</sub> = 0mA to 7.5mA Sourcing I <sub>OUT</sub> = 0mA to 7.5mA Sinking	•		0.04 0.05	0.25 0.25		0.2 0.2	1 1		0.7 0.8	4 4	LSB/mA LSB/mA
ZSE	Zero-Scale Error	Code = 0	٠		1.5	9		1.5	9		1.5	9	mV
V <sub>OS</sub>	Offset Error	(Note 4)	٠		±1	±9		±1	±9		±1	±9	mV
	V <sub>OS</sub> Temperature Coefficient				±6			±6			±6		μV/°C
GE	Gain Error		٠		±0.1	±0.7		±0.1	±0.7		±0.1	±0.7	%FSR
	Gain Temperature Coefficient				±3			±3			±3		ppm/°C
		•											26091929f

**ELECTRICAL CHARACTERISTICS** The • denotes specifications which apply over the full operating temperature range, otherwise specifications are at  $T_A = 25^{\circ}C$ . REFA = REFB = REFC = REFD = 4.096V ( $V_{CC} = 5V$ ), REFA = REFB = REFC = REFD = 2.048V ( $V_{CC} = 2.7V$ ), REFLO = 0V,  $V_{OUT}$  unloaded, unless otherwise noted. (Note 9)

SYMBOL	PARAMETER	CONDITIONS		MIN	ТҮР	MAX	UNITS
PSR	Power Supply Rejection	V <sub>CC</sub> ±10%			-80		dB
R <sub>OUT</sub>	DC Output Impedance	$V_{REF} = V_{CC} = 5V$ , Midscale; -15mA $\leq I_{OUT} \leq 15$ mA $V_{REF} = V_{CC} = 2.7V$ , Midscale; -7.5mA $\leq I_{OUT} \leq 7.5$ mA	•		0.030 0.035	0.15 0.15	Ω Ω
	DC Crosstalk (Note 10)	Due to Full-Scale Output Change (Note 11) Due to Load Current Change Due to Powering Down (Per Channel)			±5 ±4 ±4		μV μV/mA μV
I <sub>SC</sub>	Short-Circuit Output Current	V <sub>CC</sub> = 5.5V, V <sub>REF</sub> = 5.5V Code: Zero Scale; Forcing Output to V <sub>CC</sub> Code: Full Scale; Forcing Output to GND	•	15 15	36 36	60 60	mA mA
		$V_{CC}$ = 2.7V, $V_{REF}$ = 2.7V Code: Zero Scale; Forcing Output to $V_{CC}$ Code: Full Scale; Forcing Output to GND	•	7.5 7.5	22 30	50 50	mA mA
Reference	Input						
	Input Voltage Range		•	0		V <sub>CC</sub>	V
	Resistance	Normal Mode		88	125	160	kΩ
	Capacitance				14		pF
I <sub>REF</sub>	Reference Current, Power Down Mode	DAC Powered Down	•		0.001	1	μA
Power Sup	pply	-					
V <sub>CC</sub>	Positive Supply Voltage	For Specified Performance		2.7		5.5	V
ICC	Supply Current	V <sub>CC</sub> = 5V (Note 3) V <sub>CC</sub> = 3V (Note 3) DAC Powered Down (Note 3) V <sub>CC</sub> = 5V DAC Powered Down (Note 3) V <sub>CC</sub> = 3V	•		1.25 1 0.35 0.15	2 1.6 1 1	mA mA μA μA
Digital I/O	(Note 9)		-		0.10		μι
V <sub>IL</sub>	Low Level Input Voltage (SDA and SCL)		•			0.3V <sub>CC</sub>	V
V <sub>IH</sub>	High Level Input Voltage (SDA and SCL)		•	0.7V <sub>CC</sub>			V
V <sub>IL(CAn)</sub>	Low Level Input Voltage on CA $n$ $(n = 0, 1, 2)$	See Test Circuit 1	•			0.15V <sub>CC</sub>	V
V <sub>IH(CA<i>n</i>)</sub>	High Level Input Voltage on CA <i>n</i> ( <i>n</i> = 0, 1, 2)	See Test Circuit 1	•	0.85V <sub>CC</sub>			V
R <sub>INH</sub>	Resistance from CAn ( $n = 0, 1, 2$ ) to V <sub>CC</sub> to Set CAn = V <sub>CC</sub>	See Test Circuit 2	•			10	kΩ
R <sub>INL</sub>	Resistance from CA $n$ ( $n = 0, 1, 2$ ) to GND to Set CA $n =$ GND	See Test Circuit 2	•			10	kΩ
R <sub>INF</sub>	Resistance from CAn ( $n = 0, 1, 2$ ) to V <sub>CC</sub> or GND to Set CAn = Float	See Test Circuit 2	•	2			MΩ
V <sub>OL</sub>	Low Level Output Voltage	Sink Current = 3mA	•	0		0.4	V
t <sub>OF</sub>	Output Fall Time		•	20 + 0.1C <sub>B</sub>		250	ns
t <sub>SP</sub>	Pulse Width of Spikes Suppressed by Input Filter		•	0		50	ns
l <sub>IN</sub>	Input Leakage	$0.1 V_{CC} \leq V_{IN} \leq 0.9 V_{CC}$	•			1	μA
C <sub>IN</sub>	I/O Pin Capacitance	(Note 12)				10	pF
CB	Capacitive Load for Each Bus Line					400	pF
C <sub>CAX</sub>	External Capacitive Load on Address Pins $CAn (n = 0, 1, 2)$		•			10	pF



**ELECTRICAL CHARACTERISTICS** The • denotes specifications which apply over the full operating temperature range, otherwise specifications are at  $T_A = 25^{\circ}C$ . REFA = REFB = REFC = REFD = 4.096V ( $V_{CC} = 5V$ ), REFA = REFB = REFC = REFD = 2.048V ( $V_{CC}$  = 2.7V), REFLO = 0V,  $V_{OUT}$  unloaded, unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS	LTC2629/LTC2629-1 Min Typ Max	LTC2619/LTC2619-1 Min typ Max	LTC2609/LTC2609-1 Min typ Max	UNITS
AC Perfor	mance					
t <sub>S</sub>	Settling Time (Note 5)	±0.024% (±1LSB at 12 Bits) ±0.006% (±1LSB at 14 Bits) ±0.0015% (±1LSB at 16 Bits)	7	7 9	7 9 10	μs μs μs
	Settling Time for 1LSB Step (Note 6)	±0.024% (±1LSB at 12 Bits) ±0.006% (±1LSB at 14 Bits) ±0.0015% (±1LSB at 16 Bits)	2.7	2.7 4.8	2.7 4.8 5.2	μs μs μs
	Voltage Output Slew Rate		0.7	0.7	0.7	V/µs
	Capacitive Load Driving		1000	1000	1000	pF
	Glitch Impulse	At Midscale Transition	12	12	12	nV • s
	Multiplying Bandwidth		180	180	180	kHz
e <sub>n</sub>	Output Voltage Noise Density	At f = 1kHz At f = 10kHz	120 100	120 100	120 100	nV/√ <u>Hz</u> nV/√Hz
	Output Voltage Noise	0.1Hz to 10Hz	15	15	15	μV <sub>P-P</sub>

#### TIMING CHARACTERISTICS The • denotes specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^{\circ}C$ . (See Figure 1) (Notes 8, 9)

SYMBOL	PARAMETER	CONDITIONS		MIN	ТҮР	MAX	UNITS
V <sub>CC</sub> = 2.7V	to 5.5V	1					
f <sub>SCL</sub>	SCL Clock Frequency		•	0		400	kHz
t <sub>HD(STA)</sub>	Hold Time (Repeated) Start Condition		•	0.6			μs
t <sub>LOW</sub>	Low Period of the SCL Clock Pin		•	1.3			μs
t <sub>HIGH</sub>	High Period of the SCL Clock Pin		•	0.6			μs
t <sub>SU(STA)</sub>	Set-Up Time for a Repeated Start Condition		•	0.6			μs
t <sub>HD(DAT)</sub>	Data Hold Time		•	0		0.9	μs
t <sub>SU(DAT)</sub>	Data Set-Up Time		•	100			ns
t <sub>r</sub>	Rise Time of Both SDA and SCL Signals	(Note 7)	•	20 + 0.1C <sub>B</sub>		300	ns
t <sub>f</sub>	Fall Time of Both SDA and SCL Signals	(Note 7)	•	20 + 0.1C <sub>B</sub>		300	ns
t <sub>SU(STO)</sub>	Set-Up Time for Stop Condition		•	0.6			μs
t <sub>BUF</sub>	Bus Free Time Between a Stop and Start Condition		•	1.3			μs
t <sub>1</sub>	Falling Edge of 9th Clock of the 3rd Input Byte to LDAC High or Low Transition		•	400			ns
t <sub>2</sub>	LDAC Low Pulse Width		•	20			ns

Note 1: Absolute maximum ratings are those values beyond which the life of a device may be impaired.

**Note 2:** Linearity and monotonicity are defined from code k<sub>1</sub> to code  $2^{N} - 1$ , where N is the resolution and k<sub>L</sub> is given by k<sub>L</sub> = 0.016( $2^{N}/V_{REF}$ ), rounded to the nearest whole code. For  $V_{REF} = 4.096V$  and N = 16,  $k_L =$ 256 and linearity is defined from code 256 to code 65,535.

Note 3: SDA, SCL at 0V or V<sub>CC</sub>, CA0, CA1 and CA2 floating.

Note 4: Inferred from measurement at code k<sub>L</sub> (see Note 2) and at full scale.

Note 5:  $V_{CC}$  = 5V,  $V_{REF}$  = 4.096V. DAC is stepped 1/4 scale to 3/4 scale and 3/4 scale to 1/4 scale. Load is 2k in parallel with 200pF to GND.

Note 6:  $V_{CC}$  = 5V,  $V_{REF}$  = 4.096V. DAC is stepped ±1LSB between half scale and half scale – 1. Load is 2k in parallel with 200pF to GND.

Note 7: C<sub>B</sub> = capacitance of one bus line in pF.

Note 8: All values refer to  $V_{IH(MIN)}$  and  $V_{IL(MAX)}$  levels.

Note 9: These specifications apply to LTC2609/LTC2609-1, LTC2619/LTC2619-1, LTC2629/LTC2629-1.

Note 10: DC crosstalk is measured with  $V_{CC} = 5V$ , REFA = REFB = REFC = REFD = 4.096V, with the measured DAC at midscale, unless otherwise noted.


Note 11:  $R_L = 2k\Omega$  to GND or  $V_{CC}$ .


Note 12: Guaranteed by design and not production tested.

26091929





#### LTC2609













DNL vs V<sub>REF</sub>







2609 G04





#### Settling of Full-Scale Step



#### LTC2619









#### LTC2629



#### **Differential Nonlinearity (DNL)**




#### Settling to $\pm 1LSB$






#### LTC2609/LTC2619/LTC2629








#### LTC2609/LTC2619/LTC2629

#### Large-Signal Response












Headroom at Rails vs Output Current



**Power-On Reset to Midscale** 




**Supply Current vs Logic Voltage** 








#### LTC2609/LTC2619/LTC2629








**Output Voltage Noise**, 0.1Hz to 10Hz V<sub>OUT</sub> 10µV/DIV WWW WWW 0 2 3 4 5 6 7 8 9 10 1 SECONDS 2609 G30

Short-Circuit Output Current vs V<sub>OUT</sub> (Sourcing)





### PIN FUNCTIONS

GND (Pin 1): Analog Ground.

**REFLO (Pin 2):** Reference Low. The voltage at this pin sets the zero scale (ZS) voltage of all DACs. This pin can be raised up to 1V above ground at  $V_{CC} = 5V$  or 100mV above ground at  $V_{CC} = 3V$ .

**REFA to REFD (Pins 3, 6, 12, 15):** Reference Voltage Inputs for each DAC. REFx sets the full-scale voltage of the DACs. REFLO  $\leq$  REFx  $\leq$  V<sub>CC</sub>.

**V<sub>OUTA</sub> to V<sub>OUTD</sub> (Pins 4, 5, 13, 14):** DAC Analog Voltage Outputs. The output range is from REFLO to REFx.

**CA2 (Pin 7):** Chip Address Bit 2. Tie this pin to  $V_{CC}$ , GND or leave it floating to select an  $I^2C$  slave address for the part (Table 1).

**SCL (Pin 8):** Serial Clock Input Pin. Data is shifted into the SDA pin at the rising edges of the clock. This high impedance pin requires a pull-up resistor or current source to  $V_{CC}$ .

**SDA (Pin 9):** Serial Data Bidirectional Pin. Data is shifted into the SDA pin and acknowledged by the SDA pin. This pin is high impedance pin while data is shifted in and is an open-drain N-channel output during acknowledgment. SDA requires a pull-up resistor or current source to  $V_{CC}$ .

**CA1 (Pin 10):** Chip Address Bit 1. Tie this pin to  $V_{CC}$ , GND or leave it floating to select an  $I^2C$  slave address for the part (Table 1).


**CAO (Pin 11):** Chip Address Bit 0. Tie this pin to  $V_{CC}$ , GND or leave it floating to select an I<sup>2</sup>C slave address for the part (Table 1).

**V<sub>CC</sub> (Pin 16):** Supply Voltage Input.  $2.7V \le V_{CC} \le 5.5V$ .






### **BLOCK DIAGRAM**





### **TEST CIRCUITS**



### TIMING DIAGRAMS




Figure 1



#### Power-On Reset

The LTC2609/LTC2619/LTC2629 clear the outputs to zero scale when power is first applied, making system initialization consistent and repeatable. The LTC2609-1/LTC2619-1/LTC2629-1 set the voltage outputs to midscale when power is first applied.

For some applications, downstream circuits are active during DAC power-up and may be sensitive to nonzero outputs from the DAC during this time. The LTC2609/ LTC2619/LTC2629 contain circuitry to reduce the poweron glitch; furthermore, the glitch amplitude can be made arbitrarily small by reducing the ramp rate of the power supply. For example, if the power supply is ramped to 5V in 1ms, the analog outputs rise less than 10mV above ground (typ) during power-on. See Power-On Reset Glitch in the Typical Performance Characteristics section.

#### **Power Supply Sequencing**

The voltage at REFx (Pins 3, 6, 12 and 15) should be kept within the range  $-0.3V \le REFx \le V_{CC} + 0.3V$  (see Absolute Maximum Ratings). Particular care should be taken to observe these limits during power supply turn-on and turn-off sequences, when the voltage at V<sub>CC</sub> (Pin 16) is in transition. The REFx pins can be clamped to stay below the maximum voltage by using Schottky diodes as shown in Figure 2, thereby easing sequencing constraints.




Figure 2. Use of Schottky Diodes for Power Supply Sequencing

#### **Transfer Function**

The digital-to-analog transfer function is:

$$V_{OUT(IDEAL)} = \left(\frac{k}{2^N}\right) [REFx - REFL0] + REFL0$$

where k is the decimal equivalent of the binary DAC input code, N is the resolution and REFx is the voltage at REFA, REFB, REFC and REFD (Pins 3, 6, 12 and 15).

#### Serial Digital Interface

The LTC2609/LTC2619/LTC2629 communicate with a host using the standard 2-wire  $I^2C$  interface. The Timing Diagram (Figure 1) shows the timing relationship of the signals on the bus. The two bus lines, SDA and SCL, must be high when the bus is not in use. External pull-up resistors or current sources are required on these lines. The value of these pull-up resistors is dependent on the power supply and can be obtained from the  $I^2C$  specifications. For an  $I^2C$  bus operating in the fast mode, an active pull-up will be necessary if the bus capacitance is greater than 200pF.

The LTC2609/LTC2619/LTC2629 are receive-only (slave) devices. The master can write to the LTC2609/LTC2619/ LTC2629. The LTC2609/LTC2619/LTC2629 do not respond to a read from the master.

### The START (S) and STOP (P) Conditions

When the bus is not in use, both SCL and SDA must be high. A bus master signals the beginning of a communication to a slave device by transmitting a START condition. A START condition is generated by transitioning SDA from high to low while SCL is high.

When the master has finished communicating with the slave, it issues a STOP condition. A STOP condition is generated by transitioning SDA from low to high while SCL is high. The bus is then free for communication with another  $I^2C$  device.

#### Acknowledge

The Acknowledge signal is used for handshaking between the master and the slave. An Acknowledge (active LOW) generated by the slave lets the master know that the latest byte of information was received. The Acknowledge related clock pulse is generated by the master. The master releases the SDA line (HIGH) during the Acknowledge clock pulse. The slave-receiver must pull down the SDA bus line during the Acknowledge clock pulse so that it

remains a stable LOW during the HIGH period of this clock pulse. The LTC2609/LTC2619/LTC2629 respond to a write by a master in this manner. The LTC2609/LTC2619/ LTC2629 do not acknowledge a read (retains SDA HIGH during the period of the Acknowledge clock pulse).

#### **Chip Address**

The state of CAO, CA1 and CA2 decides the slave address of the part. The pins CAO, CA1 and CA2 can be each set to any one of three states:  $V_{CC}$ , GND or float. This results in 27 selectable addresses for the part. The slave address assignments are shown in Table 1.

#### Table 1. Slave Address Map

GND	CA1           GND           GND           GND           FLOAT           FLOAT           VCC           VCC           GND           GND           GND	CAO GND FLOAT V <sub>CC</sub> GND FLOAT V <sub>CC</sub> GND FLOAT	<b>SA6</b> 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	<b>SA5</b> 0 0 0 1 1 1 1 1	<b>SA4</b> 1 1 1 1 0 0 0 0	<b>SA3</b> 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	<ul> <li>SA2</li> <li>0</li> </ul>	<b>SA1</b> 0 1 1 0 0	<b>SA0</b> 0 1 0 1 0 1 1 0 1 0 1 0 1 0 1 0 1 0 1
GNDGNDGNDGNDGNDGNDGNDGNDGNDFLOAT	GND GND FLOAT FLOAT FLOAT V <sub>CC</sub> V <sub>CC</sub> GND	FLOAT V <sub>CC</sub> GND FLOAT V <sub>CC</sub> GND FLOAT V <sub>CC</sub>	0 0 0 0 0 0 0 0	0 0 0 1 1 1	1 1 1 0 0 0	0 0 0 0 0	0 0 0 0 0	0 1 1 0 0	1 0 1 0
GND	GND FLOAT FLOAT FLOAT V <sub>CC</sub> V <sub>CC</sub> V <sub>CC</sub> GND	V <sub>CC</sub> GND FLOAT V <sub>CC</sub> GND FLOAT V <sub>CC</sub>	0 0 0 0 0 0	0 0 1 1 1	1 1 0 0 0	0 0 0 0	0 0 0 0	1 1 0 0	0 1 0
GNDIGNDIGNDIGNDIGNDIGNDIFLOATI	FLOAT FLOAT V <sub>CC</sub> V <sub>CC</sub> V <sub>CC</sub> GND	GND FLOAT V <sub>CC</sub> GND FLOAT V <sub>CC</sub>	0 0 0 0 0	0 1 1 1	1 0 0	0 0 0	0 0 0	1 0 0	1
GND I GND I GND GND GND GND FLOAT	FLOAT FLOAT V <sub>CC</sub> V <sub>CC</sub> V <sub>CC</sub> GND	FLOAT V <sub>CC</sub> GND FLOAT V <sub>CC</sub>	0 0 0	1 1 1	0 0 0	0 0	0	0	0
GND I GND GND GND FLOAT	FLOAT V <sub>CC</sub> V <sub>CC</sub> V <sub>CC</sub> GND	V <sub>CC</sub> GND FLOAT V <sub>CC</sub>	0 0 0	1	0	0	0	0	
GND GND GND FLOAT	V <sub>CC</sub> V <sub>CC</sub> V <sub>CC</sub> GND	GND FLOAT V <sub>CC</sub>	0	1	0				1
GND GND FLOAT	V <sub>CC</sub> V <sub>CC</sub> GND	FLOAT V <sub>CC</sub>	0			0	0		
GND FLOAT	V <sub>CC</sub> GND	V <sub>CC</sub>		1			0	1	0
FLOAT	GND		0		0	0	0	1	1
		GND	0	1	1	0	0	0	0
	GND	GILD	0	1	1	0	0	0	1
ILUAI		FLOAT	0	1	1	0	0	1	0
FLOAT	GND	V <sub>CC</sub>	0	1	1	0	0	1	1
FLOAT I	FLOAT	GND	1	0	0	0	0	0	0
FLOAT I	FLOAT	FLOAT	1	0	0	0	0	0	1
FLOAT I	FLOAT	V <sub>CC</sub>	1	0	0	0	0	1	0
FLOAT	V <sub>CC</sub>	GND	1	0	0	0	0	1	1
FLOAT	V <sub>CC</sub>	FLOAT	1	0	1	0	0	0	0
FLOAT	V <sub>CC</sub>	V <sub>CC</sub>	1	0	1	0	0	0	1
V <sub>CC</sub>	GND	GND	1	0	1	0	0	1	0
V <sub>CC</sub>	GND	FLOAT	1	0	1	0	0	1	1
V <sub>CC</sub>	GND	V <sub>CC</sub>	1	1	0	0	0	0	0
V <sub>CC</sub> I	FLOAT	GND	1	1	0	0	0	0	1
V <sub>CC</sub>	FLOAT	FLOAT	1	1	0	0	0	1	0
	FLOAT	V <sub>CC</sub>	1	1	0	0	0	1	1
V <sub>CC</sub>	V <sub>CC</sub>	GND	1	1	1	0	0	0	0
V <sub>CC</sub>	V <sub>CC</sub>	FLOAT	1	1	1	0	0	0	1
V <sub>CC</sub>	V <sub>CC</sub>	V <sub>CC</sub>	1	1	1	0	0	1	0
GLOBA	AL ADDRI	ESS	1	1	1	0	0	1	1

In addition to the address selected by the address pins, the parts also respond to a global address. This address allows a common write to all LTC2609, LTC2619 and LTC2629 parts to be accomplished with one 3-byte write transaction on the  $l^2C$  bus. The global address is a 7-bit on-chip hardwired address and is not selectable by CAO, CA1 and CA2.

The addresses corresponding to the states of CAO, CA1 and CA2 and the global address are shown in Table 1. The maximum capacitive load allowed on the address pins (CAO, CA1 and CA2) is 10pF, as these pins are driven during address detection to determine if they are floating.

#### Write Word Protocol

The master initiates communication with the LTC2609/ LTC2619/LTC2629 with a START condition and a 7-bit slave address followed by the Write bit (W) = 0. The LTC2609/ LTC2619/LTC2629 acknowledges by pulling the SDA pin low at the 9th clock if the 7-bit slave address matches the address of the parts (set by CA0, CA1 and CA2) or the global address. The master then transmits three bytes of data. The LTC2609/LTC2619/LTC2629 acknowledges each byte of data by pulling the SDA line low at the 9th clock of each data byte transmission. After receiving three complete bytes of data, the LTC2609/LTC2619/LTC2629 executes the command specified in the 24-bit input word.

If more than three data bytes are transmitted after a valid 7-bit slave address, the LTC2609/LTC2619/LTC2629 do not acknowledge the extra bytes of data (SDA is high during the 9th clock).

The format of the three data bytes is shown in Figure 3. The first byte of the input word consists of the 4-bit command and 4-bit DAC address. The next two bytes consist of the 16-bit data word. The 16-bit data word consists of the 16-, 14- or 12-bit input code, MSB to LSB, followed by 0, 2 or 4 don't care bits (LTC2609, LTC2619 and LTC2629 respectively). A typical LTC2609 write transaction is shown in Figure 4.

The command (C3-C0) and address (A3-A0) assignments are shown in Table 2. The first four commands in the table consist of write and update operations. A write operation



Write Word Protocol for LTC2609/LTC2619/LTC1629 ( S X SLAVE ADDRESS X W X A X1ST DATA BYTE X A X2ND DATA BYTE X A X3RD DATA BYTE X A X P ) INPUT WORD Input Word (LTC2609) (C3 X C2 X C1 X C0 X A3 X A2 X A1 X A0 X D15 D14 D13 D12 D11 X D10 X D9 X D8 X D7 X D6 X D5 X D4 X D3 X D2 X D1 X D0 **1ST DATA BYTE** 2ND DATA BYTE **3RD DATA BYTE** Input Word (LTC2619) (C3 (C2 (C1 (C0 (A3 (A2 (A1 ( A0 (D13 (D12 (D11 (D10 (D9 (D8 (D7 (D6 (D5 (D4 (D3 (D2 (D1 (D0 ( X ( X **1ST DATA BYTE** 2ND DATA BYTE **3RD DATA BYTE** Input Word (LTC2629) C3 C2 C1 C0 A3 A2 A1 A0 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 X X X X X X X 2609 F03 2ND DATA BYTE **3RD DATA BYTE** 

**1ST DATA BYTE** 

#### Figure 3

Tab	le 2			
CON	IMAN	D*		
C3	C2	C1	CO	
0	0	0	0	Write to Input Register n
0	0	0	1	Update (Power Up) DAC Register n
0	0	1	0	Write to Input Register n, Update (Power Up) All n
0	0	1	1	Write to and Update (Power Up) n
0	1	0	0	Power Down n
1	1	1	1	No Operation
ADD	ADDRESS (n)*			
A3	A2	A1	AO	
0	0	0	0	DAC A
0	0	0	1	DAC B
0	0	1	0	DAC C
0	0	1	1	DAC D
1	1	1	1	All DACs
				· · · · · · · · · · · · · · · ·

\*Command and address codes not shown are reserved and should not be used.

loads a 16-bit data word from the 32-bit shift register into the input register of the selected DAC, n. An update operation copies the data word from the input register to the DAC register. Once copied into the DAC register, the data word becomes the active 16-, 14- or 12-bit input code, and is converted to an analog voltage at the DAC output. The update operation also powers up the selected DAC if it had been in power-down mode. The data path and registers are shown in the Block Diagram.

#### Power-Down Mode

For power-constrained applications, power-down mode can be used to reduce the supply current whenever less than four outputs are needed. When in power-down, the buffer amplifiers, bias circuits and reference inputs are disabled, and draw essentially zero current. The DAC outputs are put into a high impedance state, and the output pins are passively pulled to REFLO through individual 90k resistors. Input- and DAC-register contents are not disturbed during power down.

Any channel or combination of channels can be put into power-down mode by using command 0100b in combination with the appropriate DAC address. (n). The 16-bit data word is ignored. The supply current is reduced by approximately 1/4 for each DAC powered down. The effective resistance at REFx (Pins 3, 6, 12 and 15) are at high impedance (typically > 1G $\Omega$ ) when the corresponding DACs are powered down. Normal operation can be resumed by executing any command which includes a DAC update, as shown in Table 2.

The selected DAC is powered up as its voltage output is updated. When a DAC which is in a powered-down state is powered up and updated, normal settling is delayed. If less than four DACs are in a powered-down state prior to the update command, the power-up delay time is 5µs. If on the other hand, all four DACs are powered down,

Downloaded from Datasheet.su

then the main bias generation circuit block has been automatically shut down in addition to the individual DAC amplifiers and reference inputs. In this case, the power-up delay time is  $12\mu s$  (for V<sub>CC</sub> = 5V) or  $30\mu s$  (for V<sub>CC</sub> = 3V).

#### Voltage Output

The rail-to-rail amplifier has guaranteed load regulation when sourcing or sinking up to 15mA at 5V (7.5mA at 2.7V).

Load regulation is a measure of the amplifier's ability to maintain the rated voltage accuracy over a wide range of load conditions. The measured change in output voltage per milliampere of forced load current change is expressed in LSB/mA.

DC output impedance is equivalent to load regulation, and may be derived from it by simply calculating a change in units from LSB/mA to Ohms. The amplifier's DC output impedance is  $0.035\Omega$  when driving a load well away from the rails.

When drawing a load current from either rail, the output voltage headroom with respect to that rail is limited by the  $30\Omega$  typical channel resistance of the output devices; e.g., when sinking 1mA, the minimum output voltage =  $30\Omega \cdot 1\text{mA} = 30\text{mV}$ . See the graph Headroom at Rails vs Output Current in the Typical Performance Characteristics section.

The amplifier is stable driving capacitive loads of up to 1000pF.

#### **Board Layout**

The excellent load regulation and DC crosstalk performance of these devices is achieved in part by keeping "signal" and "power" grounds separate. The PC board should have separate areas for the analog and digital sections of the circuit. This keeps digital signals away from sensitive analog signals and facilitates the use of separate digital and analog ground planes which have minimal capacitive and resistive interaction with each other.

Digital and analog ground planes should be joined at only one point, establishing a system star ground as close to the device's ground pin as possible. Ideally, the analog ground plane should be located on the component side of the board, and should be allowed to run under the part to shield it from noise. Analog ground should be a continuous and uninterrupted plane, except for necessary lead pads and vias, with signal traces on another layer.

The GND pin functions as a return path for power supply currents in the device and should be connected to analog ground. Resistance from the GND pin to system star ground should be as low as possible. When a zero scale DAC output voltage of zero is desired, REFLO (Pin 2) should be connected to system star ground.


#### **Rail-to-Rail Output Considerations**

In any rail-to-rail voltage output device, the output is limited to voltages within the supply range.

Since the analog output of the device cannot go below ground, it may limit for the lowest codes as shown in Figure 4b. Similarly, limiting can occur near full scale when the REF pins are tied to  $V_{CC}$ . If REFx =  $V_{CC}$  and the DAC full-scale error (FSE) is positive, the output for the highest codes limits at  $V_{CC}$  as shown in Figure 4c. No full-scale limiting can occur if REFx is less than  $V_{CC}$  – FSE.

Offset and linearity are defined and tested over the region of the DAC transfer function where no output limiting can occur.





Downloaded from Datasheet.su

## LTC2609/LTC2619/LTC2629

### OPERATION





Figure 5. Effects of Rail-to-Rail Operation on a DAC Transfer Curve. (a) Overall Transfer Function, (b) Effect of Negative Offset for Codes Near Zero Scale, (c) Effect of Positive Full-Scale Error for Codes Near Full Scale



### TYPICAL APPLICATION




Demo Board Schematic—Onboard 20-Bit ADC Measures Key Performance Parameters



Information furnished by Linear Technology Corporation is believed to be accurate and reliable. However, no responsibility is assumed for its use. Linear Technology Corporation makes no representation that the interconnection of its circuits as described herein will not infringe on existing patent rights.

### PACKAGE DESCRIPTION



GN Package 16-Lead Plastic SSOP (Petersnee LTC DWC # 05-09-1641)

### **RELATED PARTS**

PART NUMBER	DESCRIPTION	COMMENTS
LTC1458/LTC1458L	Quad 12-Bit Rail-to-Rail Output DACs with Added Functionality	LTC1458: $V_{CC} = 4.5V$ to 5.5V, $V_{OUT} = 0V$ to 4.096V LTC1458L: $V_{CC} = 2.7V$ to 5.5V, $V_{OUT} = 0V$ to 2.5V
LTC1654	Dual 14-Bit Rail-to-Rail V <sub>OUT</sub> DAC	Programmable Speed/Power, 3.5µs/750µA, 8µs/450µA
LTC1655/LTC1655L	Single 16-Bit V <sub>OUT</sub> DACs with Serial Interface in SO-8	$V_{CC} = 5V(3V)$ , Low Power, Deglitched
LTC1657/LTC1657L	Parallel 5V/3V 16-Bit V <sub>OUT</sub> DACs	Low Power, Deglitched, Rail-to-Rail V <sub>OUT</sub>
LTC1660/LTC1665	Octal 10/8-Bit V <sub>OUT</sub> DACs in 16-Pin Narrow SSOP	V <sub>CC</sub> = 2.7V to 5.5V, Micropower, Rail-to-Rail Output
LTC1821	Parallel 16-Bit Voltage Output DAC	Precision 16-Bit Settling in 2µs for 10V Step
LTC2600/LTC2610 LTC2620	Octal 16-/14-/12-Bit V <sub>OUT</sub> DACs in 16-Lead SSOP	250µA per DAC, 2.5V to 5.5V Supply Range, Rail-to-Rail Output, SPI Serial Interface
LTC2601/LTC2611 LTC2621	Single 16-/14-/12-Bit V <sub>OUT</sub> DACs in 10-Lead DFN	250µA per DAC, 2.5V to 5.5V Supply Range, Rail-to-Rail Output, SPI Serial Interface
LTC2602/LTC2612 LTC2622	Dual 16-/14-/12-Bit V <sub>OUT</sub> DACs in 8-Lead MSOP	300µA per DAC, 2.5V to 5.5V Supply Range, Rail-to-Rail Output, SPI Serial Interface
LTC2604/LTC2614 LTC2624	Quad 16-/14-/12-Bit V <sub>OUT</sub> DACs in 16-Lead SSOP	250µA per DAC, 2.5V to 5.5V Supply Range, Rail-to-Rail Output, SPI Serial Interface
LTC2605/LTC2615 LTC2625	Octal 16-/14-/12-Bit V <sub>OUT</sub> DACs with I <sup>2</sup> C Interface in 16-Lead SSOP	250µA per DAC, 2.7V to 5.5V Supply Range, Rail-to-Rail Output
LTC2606/LTC2616 LTC2626	Single 16-/14-/12-Bit $V_{OUT}$ DACs in 10-Lead DFN with I <sup>2</sup> C Interface	270µA per DAC, 2.7V to 5.5V Supply Range, Rail-to-Rail Output

LT/LW/TP 0505 500 • PRINTED IN THE USA

