# Quad 16-/14-/12-Bit Rail-to-Rail DACs with $1^{2} \mathrm{C}$ Interface 

## feftures

- Smallest Pin-Compatible Quad DACs:

LTC2609: 16 Bits
LTC2619: 14 Bits
LTC2629: 12 Bits

- Guaranteed Monotonic Over Temperature
- Separate Reference Inputs
- 27 Selectable Addresses
- $400 \mathrm{kHz} \mathrm{I}^{2} \mathrm{C}^{\text {TM }}$ Interface
- Wide 2.7 V to 5.5 V Supply Range
- Low Power Operation: 250 HA per DAC at 3 V
- Individual Channel Power Down to 1 $\mu \mathrm{A}$ (Max)
- High Rail-to-Rail Output Drive ( $\pm 15 \mathrm{~mA}, \mathrm{Min}$ )
- Ultralow Crosstalk Between DACs ( $5 \mu \mathrm{~V}$ )
- LTC2609/LTC2619/LTC2629: Power-On Reset to Zero Scale
- LTC2609-1/LTC2619-1/LTC2629-1: Power-On Reset to Midscale
- Tiny 16-Lead Narrow SSOP Package


## APPLICATIONS

- Mobile Communications
- Process Control and Industrial Automation
- Automatic Test Equipment and Instrumentation


## DESCRIPTION

The LTC ${ }^{\circledR}$ 2609/LTC2619/LTC2629 are quad 16-, 14- and 12-bit, 2.7V-to-5.5V rail-to-rail voltage output DACs in a 16-lead SSOP package. They have built-in high performance output buffers and are guaranteed monotonic.
These parts establish new board-density benchmarks for 16- and 14-bit DACs and advance performance standards for output drive and load regulation in single-supply, voltage-output DACs.
The parts use a 2 -wire, $I^{2} \mathrm{C}$ compatible serial interface. The LTC2609/LTC2619/LTC2629 operate in both the standard mode (clock rate of 100 kHz ) and the fast mode (clock rate of 400 kHz ).
The LTC2609/LTC2619/LTC2629 incorporate a power-on reset circuit. During power-up, the voltage outputs rise less than 10mV above zero scale; after power-up, they stay at zero scale until a valid write and update take place. The power-on reset circuit resets the LTC2609-1/LTC2619-1/ LTC2629-1 to midscale. The voltage outputs stay at midscale until a valid write and update take place.

[^0]
## BLOCK DIAGRAM



## LTC2609/LTC2619/LTC2629

## ABSOLUTE MAXIMUM RATINGS (Note 1)

Any Pin to GND $\qquad$ -0.3 V to 6 V
Any Pin to $\mathrm{V}_{\mathrm{CC}}$ $\qquad$
Maximum Junction Temperature ......................... $125^{\circ} \mathrm{C}$
Storage Temperature Range ................ $-65^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$
Lead Temperature (Soldering, 10 sec )

| $-65^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ |
| :---: |
| .......... |
| $300^{\circ} \mathrm{C}$ |

Operating Temperature Range: LTC2609C/LTC2619C/LTC2629C
LTC2609C-1/LTC2619C-1/LTC2629C-1 ... $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ LTC2609I/LTC2619I/LTC2629|
LTC2609I-1/LTC2619I-1/LTC2629I-1 .. $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$

## PACKAGE/ORDER InfORmATION

|  | ORDER PART NUMBER | GN PART MARKING |
| :---: | :---: | :---: |
| TOP VIEW | LTC2609CGN | 2609 |
| GND 1 | LTC2609CGN-1 | 26091 |
| ReFLO 2 | LTC2609IGN | 26091 |
| ReFa 3 | LTC2609IGN-1 | 260911 |
| $V_{\text {Outa }} 4$ | LTC2619CGN | 2619 |
| $V_{\text {Oute }} 5$ 5 12 ReFC | LTC2619CGN-1 | 26191 |
| Refer 6 111 cao | LTC2619IGN | 26191 |
| CA2 $7 \times 10{ }^{7}$ | LTC2619IGN-1 | 261911 |
| SCL 8 8 9 SDA | LTC2629CGN | 2629 |
|  | LTC2629CGN-1 | 26291 |
| 16-LEAD PLASTIC SSOP | LTC2629IGN | 26291 |
| $\mathrm{T}_{\text {Jmax }}=135^{\circ} \mathrm{C}, \theta_{\mathrm{fA}}=150^{\circ} \mathrm{C}$ | LTC2629IGN-1 | 262911 |

Consult LTC Marketing for parts specified with wider operating temperature ranges.

## ELECTRICAL CHARACTERISTICS The • denotes specifications which apply over the full operating

temperature range, otherwise specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$. $\mathrm{REFA}=\mathrm{REFB}=\mathrm{REFC}=\mathrm{REFD}=4.096 \mathrm{~V}\left(\mathrm{~V}_{\mathrm{CC}}=5 \mathrm{~V}\right)$, REFA $=\mathrm{REFB}=$ REFC $=$ REFD $=2.048 \mathrm{~V}\left(\mathrm{~V}_{\mathrm{CC}}=2.7 \mathrm{~V}\right)$, REFLO $=0 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}$ unloaded, unless otherwise noted.

|  |  | CONDITIONS |  | LTC2629/LTC2629-1 |  |  | LTC2619/LTC2619-1 |  |  | LTC2609/LTC2609-1 |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SYMBOL | PARAMETER |  |  | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX |  |
| DC Performance |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | Resolution |  | $\bullet$ | 12 |  |  | 14 |  |  | 16 |  |  | Bits |
|  | Monotonicity | (Note 2) | $\bullet$ | 12 |  |  | 14 |  |  | 16 |  |  | Bits |
| DNL | Differential Nonlinearity | (Note 2) | $\bullet$ |  |  | $\pm 0.5$ |  |  | $\pm 1$ |  |  | $\pm 1$ | LSB |
| INL | Integral Nonlinearity | (Note 2) | $\bullet$ |  | $\pm 1$ | $\pm 4$ |  | $\pm 4$ | $\pm 16$ |  | $\pm 16$ | $\pm 64$ | LSB |
|  | Load Regulation | $\begin{aligned} & V_{\text {REF }}=V_{C C}=5 \mathrm{~V}, \text { Midscale } \\ & I_{\text {OUT }}=0 \mathrm{~mA} \text { to } 15 \mathrm{~mA} \text { Sourcing } \\ & I_{\text {OUT }}=0 \mathrm{~mA} \text { to } 15 \mathrm{~mA} \text { Sinking } \\ & \hline \end{aligned}$ | $\bullet$ |  | $\begin{aligned} & 0.02 \\ & 0.02 \\ & \hline \end{aligned}$ | $\begin{aligned} & 0.125 \\ & 0.125 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & 0.1 \\ & 0.1 \\ & \hline \end{aligned}$ | $\begin{aligned} & 0.5 \\ & 0.5 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & 0.3 \\ & 0.4 \end{aligned}$ | $\begin{aligned} & 2 \\ & 2 \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{LSB} / \mathrm{mA} \\ & \mathrm{LSB} / \mathrm{mA} \\ & \hline \end{aligned}$ |
|  |  | $\begin{gathered} \mathrm{V}_{\text {REF }}=\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}, \text { Midscale } \\ \mathrm{I}_{\text {OUT }}=0 \mathrm{~mA} \text { to } 7.5 \mathrm{~mA} \text { Sourcing } \\ \mathrm{I}_{\text {OUT }}=0 \mathrm{~mA} \text { to } 7.5 \mathrm{~mA} \text { Sinking } \end{gathered}$ | $\bullet$ |  | $\begin{array}{r} 0.04 \\ 0.05 \\ \hline \end{array}$ | $\begin{array}{r} 0.25 \\ 0.25 \\ \hline \end{array}$ |  | $\begin{aligned} & 0.2 \\ & 0.2 \end{aligned}$ | $\begin{aligned} & 1 \\ & 1 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & 0.7 \\ & 0.8 \\ & \hline \end{aligned}$ | $\begin{aligned} & 4 \\ & 4 \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{LSB} / \mathrm{mA} \\ & \mathrm{LSB} / \mathrm{mA} \end{aligned}$ |
| ZSE | Zero-Scale Error | Code $=0$ | $\bullet$ |  | 1.5 | 9 |  | 1.5 | 9 |  | 1.5 | 9 | mV |
| $\mathrm{V}_{\text {OS }}$ | Offset Error | (Note 4) | $\bullet$ |  | $\pm 1$ | $\pm 9$ |  | $\pm 1$ | $\pm 9$ |  | $\pm 1$ | $\pm 9$ | mV |
|  | Vos Temperature Coefficient |  |  |  | $\pm 6$ |  |  | $\pm 6$ |  |  | $\pm 6$ |  | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| GE | Gain Error |  | $\bullet$ |  | $\pm 0.1$ | $\pm 0.7$ |  | $\pm 0.1$ | $\pm 0.7$ |  | $\pm 0.1$ | $\pm 0.7$ | \%FSR |
|  | Gain Temperature Coefficient |  |  |  | $\pm 3$ |  |  | $\pm 3$ |  |  | $\pm 3$ |  | $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ |

## ELECTRICPL CHARACGERISTICS The • denotes specifications which apply over the full operating

temperature range, otherwise specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$. $\mathrm{REFA}=\mathrm{REFB}=\mathrm{REFC}=\mathrm{REFD}=4.096 \mathrm{~V}\left(\mathrm{~V}_{\mathrm{CC}}=5 \mathrm{~V}\right)$, REFA $=\mathrm{REFB}=$ REFC = REFD = 2.048V (VCC = 2.7V), REFLO = OV, VOUT unloaded, unless otherwise noted. (Note 9)

| SYMBOL | PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PSR | Power Supply Rejection | $V_{\text {CC }} \pm 10 \%$ |  |  | -80 |  | dB |
| ROUT | DC Output Impedance | $\mathrm{V}_{\text {REF }}=\mathrm{V}_{\text {CC }}=5 \mathrm{~V}$, Midscale; $-15 \mathrm{~mA} \leq \mathrm{I}_{\text {OUT }} \leq 15 \mathrm{~mA}$ <br> $\mathrm{V}_{\text {REF }}=\mathrm{V}_{\text {CC }}=2.7 \mathrm{~V}$, Midscale; $-7.5 \mathrm{~mA} \leq \mathrm{I}_{\text {OUT }} \leq 7.5 \mathrm{~mA}$ |  |  | $\begin{aligned} & 0.030 \\ & 0.035 \end{aligned}$ | $\begin{aligned} & 0.15 \\ & 0.15 \end{aligned}$ | $\Omega$ $\Omega$ |
|  | DC Crosstalk (Note 10) | Due to Full-Scale Output Change (Note 11) Due to Load Current Change Due to Powering Down (Per Channel) |  |  | $\begin{aligned} & \pm 5 \\ & \pm 4 \\ & \pm 4 \end{aligned}$ |  | $\begin{array}{r} \mu \mathrm{V} \\ \mu \mathrm{~V} / \mathrm{mA} \\ \mu \mathrm{~V} \end{array}$ |
| $I_{S C}$ | Short-Circuit Output Current | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{REF}}=5.5 \mathrm{~V}$ <br> Code: Zero Scale; Forcing Output to $V_{C C}$ Code: Full Scale; Forcing Output to GND | $\bullet$ | $\begin{aligned} & 15 \\ & 15 \end{aligned}$ | $\begin{aligned} & 36 \\ & 36 \end{aligned}$ | $\begin{aligned} & 60 \\ & 60 \end{aligned}$ | mA mA |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}, \mathrm{~V}_{\mathrm{REF}}=2.7 \mathrm{~V}$ <br> Code: Zero Scale; Forcing Output to $V_{C C}$ Code: Full Scale; Forcing Output to GND | $\bullet$ | $\begin{aligned} & 7.5 \\ & 7.5 \end{aligned}$ | $\begin{aligned} & 22 \\ & 30 \end{aligned}$ | $\begin{aligned} & 50 \\ & 50 \end{aligned}$ | mA mA |

## Reference Input

|  | Input Voltage Range |  | $\bullet$ | 0 | $V_{C C}$ | V |  |
| :--- | :--- | :--- | :--- | :--- | :---: | :---: | :---: |
|  | Resistance | Normal Mode | $\bullet$ | 88 | 125 | 160 | $\mathrm{k} \Omega$ |
|  | Capacitance |  |  | 14 | pF |  |  |
| REF | Reference Current, Power Down Mode | DAC Powered Down | $\bullet$ | 0.001 | 1 | $\mu \mathrm{~A}$ |  |

## Power Supply

| $V_{\text {CC }}$ | Positive Supply Voltage | For Specified Performance | $\bullet$ | 2.7 | 5.5 |
| :--- | :--- | :--- | :--- | :---: | :---: |
| $I_{\text {CC }}$ | Supply Current | $V_{C C}=5 \mathrm{~V}$ (Note 3) | $\bullet$ | 1.25 | 2 |
|  |  | $V_{C C}=3 \mathrm{~V}$ (Note 3) | mA |  |  |
|  |  | DAC Powered Down (Note 3) $V_{C C}=5 \mathrm{~V}$ | $\bullet$ | 1.6 | mA |
|  |  | DAC Powered Down (Note 3) $V_{C C}=3 \mathrm{~V}$ | $\bullet$ | 0.35 | 1 |
|  |  | $\bullet$ | 0.15 | 1 | $\mu \mathrm{~A}$ |

Digital I/O (Note 9)


## LTC2609/LTC2619/LTC2629

ELECTRICAL CHARACTERISTICS The odenness spefifications which apply ver the tull operating
temperature range, otherwise specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$. $\mathrm{REFA}=\mathrm{REFB}=\mathrm{REFC}=\mathrm{REFD}=4.096 \mathrm{~V}\left(\mathrm{~V}_{\mathrm{CC}}=5 \mathrm{~V}\right)$, REFA $=\mathrm{REFB}=$ REFC $=$ REFD $=2.048 \mathrm{~V}\left(\mathrm{~V}_{C C}=2.7 \mathrm{~V}\right)$, REFLO = OV, $\mathrm{V}_{\text {OUT }}$ unloaded, unless otherwise noted.

|  | PARAMETER | CONDITIONS | LTC2629/LTC2629-1 |  | LTC2619/LTC2619-1 |  |  | LTC2609/LTC2609-1 |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SYMBOL |  |  | MIN TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX |  |
| AC Performance |  |  |  |  |  |  |  |  |  |  |  |
| ts | Settling Time (Note 5) | $\begin{aligned} & \pm 0.024 \% \text { ( } \pm 1 \text { LSB at } 12 \text { Bits) } \\ & \pm 0.006 \% \text { ( } \pm 1 \text { LSB at } 14 \text { Bits) } \\ & \pm 0.0015 \% \text { ( } \pm 1 \mathrm{LSB} \text { at } 16 \text { Bits) } \end{aligned}$ | 7 |  |  | $\begin{aligned} & 7 \\ & 9 \end{aligned}$ |  |  | $\begin{gathered} 7 \\ 9 \\ 10 \end{gathered}$ |  | $\mu \mathrm{S}$ $\mu \mathrm{S}$ $\mu \mathrm{S}$ |
|  | Settling Time for 1LSB Step (Note 6) | $\begin{array}{\|l} \hline \pm 0.024 \% \text { ( } \pm 1 \text { LSB at } 12 \text { Bits) } \\ \pm 0.006 \% ~( \pm 1 \mathrm{LSB} \text { at } 14 \text { Bits) } \\ \pm 0.0015 \% \text { ( } \pm 1 \text { LSB at } 16 \text { Bits }) \\ \hline \end{array}$ | 2.7 |  |  | $\begin{aligned} & 2.7 \\ & 4.8 \end{aligned}$ |  |  | $\begin{aligned} & 2.7 \\ & 4.8 \\ & 5.2 \end{aligned}$ |  | $\begin{aligned} & \mu \mathrm{S} \\ & \mu \mathrm{~S} \\ & \mu \mathrm{~S} \end{aligned}$ |
|  | Voltage Output Slew Rate |  | 0.7 |  |  | 0.7 |  |  | 0.7 |  | V/us |
|  | Capacitive Load Driving |  | 1000 |  |  | 1000 |  |  | 1000 |  | pF |
|  | Glitch Impulse | At Midscale Transition | 12 |  |  | 12 |  |  | 12 |  | $\mathrm{nV} \cdot \mathrm{s}$ |
|  | Multiplying Bandwidth |  | 180 |  |  | 180 |  |  | 180 |  | kHz |
| $e_{n}$ | Output Voltage Noise Density | $\begin{aligned} & \text { At } f=1 \mathrm{kHz} \\ & \text { At } f=10 \mathrm{kHz} \end{aligned}$ | $\begin{aligned} & 120 \\ & 100 \end{aligned}$ |  |  | $\begin{aligned} & 120 \\ & 100 \end{aligned}$ |  |  | $\begin{aligned} & 120 \\ & 100 \end{aligned}$ |  | $\begin{aligned} & \mathrm{nV} / \sqrt{\mathrm{Hz}} \\ & \mathrm{nV} / \sqrt{\mathrm{Hz}} \end{aligned}$ |
|  | Output Voltage Noise | 0.1 Hz to 10 Hz | 15 |  |  | 15 |  |  | 15 |  | $\mu \mathrm{VP}_{\text {P-P }}$ |

TIMInG CHARACTERISTICS The $\bullet$ denotes speciifications which apply over the full operating temperature range, otherwise specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$. (See Figure 1) (Notes 8, 9)

| SYMBOL | PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{\text {CC }}=2.7 \mathrm{~V}$ to 5.5 V |  |  |  |  |  |  |  |
| $\mathrm{f}_{\text {SCL }}$ | SCL Clock Frequency |  | $\bullet$ | 0 |  | 400 | kHz |
| ${ }_{\underline{\text { thD (STA) }}}$ | Hold Time (Repeated) Start Condition |  | $\bullet$ | 0.6 |  |  | $\mu \mathrm{S}$ |
| t LOW | Low Period of the SCL Clock Pin |  | $\bullet$ | 1.3 |  |  | $\mu \mathrm{S}$ |
| $\mathrm{t}_{\text {HIGH }}$ | High Period of the SCL Clock Pin |  | $\bullet$ | 0.6 |  |  | $\mu \mathrm{S}$ |
| $\dagger_{\text {SU(STA) }}$ | Set-Up Time for a Repeated Start Condition |  | $\bullet$ | 0.6 |  |  | $\mu \mathrm{S}$ |
| $\underline{\text { thD(DAT) }}$ | Data Hold Time |  | $\bullet$ | 0 |  | 0.9 | $\mu \mathrm{S}$ |
| $\mathrm{t}_{\text {SU(DAT) }}$ | Data Set-Up Time |  | $\bullet$ | 100 |  |  | ns |
| $\mathrm{tr}_{r}$ | Rise Time of Both SDA and SCL Signals | (Note 7) | $\bullet$ | $20+0.1 C_{B}$ |  | 300 | ns |
| $t_{\text {f }}$ | Fall Time of Both SDA and SCL Signals | (Note 7) | $\bullet$ | $20+0.1 C_{B}$ |  | 300 | ns |
| tsu(STO) | Set-Up Time for Stop Condition |  | $\bullet$ | 0.6 |  |  | $\mu \mathrm{S}$ |
| t ${ }_{\text {BUF }}$ | Bus Free Time Between a Stop and Start Condition |  | $\bullet$ | 1.3 |  |  | $\mu \mathrm{S}$ |
| $\mathrm{t}_{1}$ | Falling Edge of 9th Clock of the 3rd Input Byte to $\overline{\text { LDAC High or Low Transition }}$ |  | $\bullet$ | 400 |  |  | ns |
| $\mathrm{t}_{2}$ | $\overline{\text { LDAC Low Pulse Width }}$ |  | $\bullet$ | 20 |  |  | ns |

Note 1: Absolute maximum ratings are those values beyond which the life of a device may be impaired.
Note 2: Linearity and monotonicity are defined from code $\mathrm{k}_{\mathrm{L}}$ to code $2^{N}-1$, where $N$ is the resolution and $k_{L}$ is given by $k_{L}=0.016\left(2^{N} / V_{R E F}\right)$, rounded to the nearest whole code. For $V_{\text {REF }}=4.096 \mathrm{~V}$ and $\mathrm{N}=16, \mathrm{k}_{\mathrm{L}}=$ 256 and linearity is defined from code 256 to code 65,535.
Note 3: SDA, SCL at OV or V $\mathrm{CC}_{\text {C }}$, CA0, CA1 and CA2 floating.
Note 4: Inferred from measurement at code $\mathrm{k}_{\mathrm{L}}$ (see Note 2) and at full scale.
Note 5: $\mathrm{V}_{\text {CC }}=5 \mathrm{~V}, \mathrm{~V}_{\text {REF }}=4.096 \mathrm{~V}$. DAC is stepped $1 / 4$ scale to $3 / 4$ scale and $3 / 4$ scale to $1 / 4$ scale. Load is 2 k in parallel with 200 pF to GND.

Note 6: $V_{C C}=5 \mathrm{~V}, V_{\text {REF }}=4.096 \mathrm{~V}$. DAC is stepped $\pm 1 \mathrm{LSB}$ between half scale and half scale -1 . Load is 2 k in parallel with 200 pF to GND .
Note 7: $C_{B}=$ capacitance of one bus line in pF .
Note 8: All values refer to $\mathrm{V}_{\mathrm{IH}(\mathrm{MIN})}$ and $\mathrm{V}_{\mathrm{IL}(\mathrm{MAX})}$ levels.
Note 9: These specifications apply to LTC2609/LTC2609-1, LTC2619/LTC2619-1, LTC2629/LTC2629-1.
Note 10: DC crosstalk is measured with $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$, REFA $=$ REFB $=$ REFC $=$ REFD $=4.096 \mathrm{~V}$, with the measured DAC at midscale, unless otherwise noted.
Note 11: $R_{L}=2 k \Omega$ to GND or $V_{C C}$.
Note 12: Guaranteed by design and not production tested.

## TYPICAL PGRFORMANCE CHARACTERISTICS

## LTC2609



## LTC2609/LTC2619/LTC2629

## TYPICAL PGRFORMANCE CHARACTERISTICS

LTC2619


LTC2629


2609 G.12


Settling to $\pm$ 1LSB

$V_{C C}=5 \mathrm{~V}, \mathrm{~V}_{\text {REF }}=4.096 \mathrm{~V}$
1/4 SCALE TO 3/4 SCALE STEP
$R_{L}=2 k, C_{L}=200 \mathrm{pF}$ AVERAGE OF 2048 EVENTS


2609 G 13

Settling to $\pm 1$ LSB

$V_{C C}=5 \mathrm{~V}, \mathrm{~V}_{\text {REF }}=4.096 \mathrm{~V}$
$1 / 4$ SCALE TO $3 / 4$ SCALE STEP
$R_{L}=2 k, C_{L}=200 \mathrm{pF}$
AVERAGE OF 2048 EVENTS

## TYPICAL PERFORMANCE CHARACTGRISTICS

## LTC2609/LTC2619/LTC2629



## LTC2609/LTC2619/LTC2629

## TYPICAL PERFORMANCG CHARACTERISTICS

## LTC2609/LTC2619/LTC2629



Headroom at Rails vs Output Current



Power-On Reset to Midscale


Midscale Glitch Impulse


Supply Current vs Logic Voltage


## TYPICAL PGRFORMANCE CHARACTGRISTICS

## LTC2609/LTC2619/LTC2629



2609 G29
Short-Circuit Output Current vs $V_{\text {OUT }}$ (Sinking)


Output Voltage Noise, 0.1 Hz to 10 Hz



## LTC2609/LTC2619/LTC2629

## PIn fUnCTIOnS

GND (Pin 1): Analog Ground.
REFLO (Pin 2): Reference Low. The voltage at this pin sets the zero scale (ZS) voltage of all DACs. This pin can be raised up to 1 V above ground at $\mathrm{V}_{C C}=5 \mathrm{~V}$ or 100 mV above ground at $\mathrm{V}_{\text {CC }}=3 \mathrm{~V}$.
REFA to REFD (Pins 3, 6, 12, 15): Reference Voltage Inputs for each DAC. REFx sets the full-scale voltage of the DACs. REFLO $\leq$ REFx $\leq \mathrm{V}_{\text {Cc }}$.
$V_{\text {OUTA }}$ to $V_{\text {OUTD }}$ (Pins 4, 5, 13, 14): DAC Analog Voltage Outputs. The output range is from REFLO to REFx.
CA2 (Pin 7): Chip Address Bit 2. Tie this pin to $V_{C C}$, GND or leave it floating to select an $I^{2} \mathrm{C}$ slave address for the part (Table 1).

SCL (Pin 8): Serial Clock Input Pin. Data is shifted into the SDA pin at the rising edges of the clock. This high impedance pin requires a pull-up resistor or current source to $V_{\text {CC }}$.

SDA (Pin 9): Serial Data Bidirectional Pin. Data is shifted into the SDA pin and acknowledged by the SDA pin. This pin is high impedance pin while data is shifted in and is an open-drain N-channel output during acknowledgment. SDA requires a pull-up resistor or current source to $\mathrm{V}_{\text {Cc }}$.
CA1 (Pin 10): Chip Address Bit 1. Tie this pin to $\mathrm{V}_{C C}$, GND or leave it floating to select an $I^{2} \mathrm{C}$ slave address for the part (Table 1).
CAO (Pin 11): Chip Address Bit 0. Tie this pin to $\mathrm{V}_{\mathrm{Cc}}$, GND or leave it floating to select an $I^{2} \mathrm{C}$ slave address for the part (Table 1).
$\mathrm{V}_{\text {CC }}$ (Pin 16): Supply Voltage Input. $2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 5.5 \mathrm{~V}$.

## BLOCK DIAGRAM



## LTC2609/LTC2619/LTC2629

TEST CIRCUITS

Test Circuit 1
Test Circuit 2

timing DIAGRAms


ALL VOLTAGE LEVELS REFER TO $\mathrm{V}_{\text {IH(MIN) }}$ AND $\mathrm{V}_{\text {IL(MAX) }}$ LEVELS
Figure 1

## operation

## Power-On Reset

The LTC2609/LTC2619/LTC2629 clear the outputs to zero scale when power is first applied, making system initialization consistent and repeatable. The LTC2609-1/ LTC2619-1/LTC2629-1 set the voltage outputs to midscale when power is first applied.
For some applications, downstream circuits are active during DAC power-up and may be sensitive to nonzero outputs from the DAC during this time. The LTC2609/ LTC2619/LTC2629 contain circuitry to reduce the poweron glitch; furthermore, the glitch amplitude can be made arbitrarily small by reducing the ramp rate of the power supply. For example, if the power supply is ramped to 5 V in 1 ms , the analog outputs rise less than 10 mV above ground (typ) during power-on. See Power-On Reset Glitch in the Typical Performance Characteristics section.

## Power Supply Sequencing

The voltage at REFx (Pins 3, 6, 12 and 15) should be kept within the range $-0.3 \mathrm{~V} \leq R E F x \leq \mathrm{V}_{\mathrm{CC}}+0.3 \mathrm{~V}$ (see Absolute Maximum Ratings). Particular care should be taken to observe these limits during power supply turn-on and turn-off sequences, when the voltage at $\mathrm{V}_{C C}$ (Pin 16) is in transition. The REFx pins can be clamped to stay below the maximum voltage by using Schottky diodes as shown in Figure 2, thereby easing sequencing constraints.


Figure 2. Use of Schottky Diodes for Power Supply Sequencing

## Transfer Function

The digital-to-analog transfer function is:

$$
V_{O U T}(I D E A L)=\left(\frac{k}{2^{N}}\right)[R E F x-R E F L O]+\text { REFLO }
$$

where $k$ is the decimal equivalent of the binary DAC input code, $N$ is the resolution and REFx is the voltage at REFA, REFB, REFC and REFD (Pins 3, 6, 12 and 15).

## Serial Digital Interface

The LTC2609/LTC2619/LTC2629 communicate with a host using the standard 2 -wire $\mathrm{I}^{2} \mathrm{C}$ interface. The Timing Diagram (Figure 1) shows the timing relationship of the signals on the bus. The two bus lines, SDA and SCL, must be high when the bus is not in use. External pull-up resistors or current sources are required on these lines. The value of these pull-up resistors is dependent on the power supply and can be obtained from the $I^{2} \mathrm{C}$ specifications. For an $1^{2} \mathrm{C}$ bus operating in the fast mode, an active pull-up will be necessary if the bus capacitance is greater than 200pF.
The LTC2609/LTC2619/LTC2629 are receive-only (slave) devices. The master can write to the LTC2609/LTC2619/ LTC2629. The LTC2609/LTC2619/LTC2629 do not respond to a read from the master.

## The START ( S ) and STOP ( P ) Conditions

When the bus is not in use, both SCL and SDA must be high. A bus master signals the beginning of a communication to a slave device by transmitting a START condition. A START condition is generated by transitioning SDA from high to low while SCL is high.

When the master has finished communicating with the slave, it issues a STOP condition. A STOP condition is generated by transitioning SDA from low to high while SCL is high. The bus is then free for communication with another $I^{2} \mathrm{C}$ device.

## Acknowledge

The Acknowledge signal is used for handshaking between the master and the slave. An Acknowledge (active LOW) generated by the slave lets the master know that the latest byte of information was received. The Acknowledge related clock pulse is generated by the master. The master releases the SDA line (HIGH) during the Acknowledge clock pulse. The slave-receiver must pull down the SDA bus line during the Acknowledge clock pulse so that it

## LTC2609/LTC2619/LTC2629

## operation

remains a stable LOW during the HIGH period of this clock pulse. The LTC2609/LTC2619/LTC2629 respond to a write by a master in this manner. The LTC2609/LTC2619/ LTC2629 do not acknowledge a read (retains SDA HIGH during the period of the Acknowledge clock pulse).

## Chip Address

The state of CAO, CA1 and CA2 decides the slave address of the part. The pins CA0, CA1 and CA2 can be each set to any one of three states: $\mathrm{V}_{\mathrm{CC}}$, GND or float. This results in 27 selectable addresses for the part. The slave address assignments are shown in Table 1.

Table 1. Slave Address Map

| CA2 | CA1 | CAO | SA6 | SA5 | SA4 | SA3 | SA2 | SA1 | SA0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| GND | GND | GND | 0 | 0 | 1 | 0 | 0 | 0 | 0 |
| GND | GND | FLOAT | 0 | 0 | 1 | 0 | 0 | 0 | 1 |
| GND | GND | $V_{C C}$ | 0 | 0 | 1 | 0 | 0 | 1 | 0 |
| GND | FLOAT | GND | 0 | 0 | 1 | 0 | 0 | 1 | 1 |
| GND | FLOAT | FLOAT | 0 | 1 | 0 | 0 | 0 | 0 | 0 |
| GND | FLOAT | $V_{C C}$ | 0 | 1 | 0 | 0 | 0 | 0 | 1 |
| GND | $V_{C C}$ | GND | 0 | 1 | 0 | 0 | 0 | 1 | 0 |
| GND | $V_{C C}$ | FLOAT | 0 | 1 | 0 | 0 | 0 | 1 | 1 |
| GND | $V_{C C}$ | $V_{C C}$ | 0 | 1 | 1 | 0 | 0 | 0 | 0 |
| FLOAT | GND | GND | 0 | 1 | 1 | 0 | 0 | 0 | 1 |
| FLOAT | GND | FLOAT | 0 | 1 | 1 | 0 | 0 | 1 | 0 |
| FLOAT | GND | $V_{C C}$ | 0 | 1 | 1 | 0 | 0 | 1 | 1 |
| FLOAT | FLOAT | GND | 1 | 0 | 0 | 0 | 0 | 0 | 0 |
| FLOAT | FLOAT | FLOAT | 1 | 0 | 0 | 0 | 0 | 0 | 1 |
| FLOAT | FLOAT | $V_{C C}$ | 1 | 0 | 0 | 0 | 0 | 1 | 0 |
| FLOAT | $V_{C C}$ | GND | 1 | 0 | 0 | 0 | 0 | 1 | 1 |
| FLOAT | $V_{C C}$ | FLOAT | 1 | 0 | 1 | 0 | 0 | 0 | 0 |
| FLOAT | $V_{C C}$ | $V_{C C}$ | 1 | 0 | 1 | 0 | 0 | 0 | 1 |
| $V_{C C}$ | GND | GND | 1 | 0 | 1 | 0 | 0 | 1 | 0 |
| $V_{C C}$ | GND | FLOAT | 1 | 0 | 1 | 0 | 0 | 1 | 1 |
| $V_{C C}$ | GND | $V_{C C}$ | 1 | 1 | 0 | 0 | 0 | 0 | 0 |
| $V_{C C}$ | FLOAT | GND | 1 | 1 | 0 | 0 | 0 | 0 | 1 |
| $V_{C C}$ | FLOAT | FLOAT | 1 | 1 | 0 | 0 | 0 | 1 | 0 |
| $V_{C C}$ | FLOAT | $V_{C C}$ | 1 | 1 | 0 | 0 | 0 | 1 | 1 |
| $V_{C C}$ | $V_{C C}$ | GND | 1 | 1 | 1 | 0 | 0 | 0 | 0 |
| $V_{C C}$ | $V_{C C}$ | FLOAT | 1 | 1 | 1 | 0 | 0 | 0 | 1 |
| $V_{C C}$ | $V_{C C}$ | $V_{C C}$ | 1 | 1 | 1 | 0 | 0 | 1 | 0 |
| GLOBAL ADDRESS | 1 | 1 | 1 | 0 | 0 | 1 | 1 |  |  |

In addition to the address selected by the address pins, the parts also respond to a global address. This address allows a common write to all LTC2609, LTC2619 and LTC2629 parts to be accomplished with one 3-byte write transaction on the $\mathrm{I}^{2} \mathrm{C}$ bus. The global address is a 7 -bit on-chip hardwired address and is not selectable by CAO, CA1 and CA2.

The addresses corresponding to the states of CAO, CA1 and CA2 and the global address are shown in Table 1. The maximum capacitive load allowed on the address pins (CAO, CA1 and CA2) is 10pF, as these pins are driven during address detection to determine if they are floating.

## Write Word Protocol

The master initiates communication with the LTC2609/ LTC2619/LTC2629 with a START condition and a 7-bit slave address followed by the Write bit $(W)=0$. The LTC2609/ LTC2619/LTC2629 acknowledges by pulling the SDA pin low at the 9th clock if the 7-bit slave address matches the address of the parts (set by CA0, CA1 and CA2) or the global address. The master then transmits three bytes of data. The LTC2609/LTC2619/LTC2629 acknowledges each byte of data by pulling the SDA line low at the 9th clock of each data byte transmission. After receiving three complete bytes of data, the LTC2609/LTC2619/LTC2629 executes the command specified in the 24-bit input word.

If more than three data bytes are transmitted after a valid 7-bit slave address, the LTC2609/LTC2619/LTC2629 do not acknowledge the extra bytes of data (SDA is high during the 9th clock).

The format of the three data bytes is shown in Figure 3. The first byte of the input word consists of the 4-bit command and 4-bit DAC address. The next two bytes consist of the 16-bit data word. The 16-bit data word consists of the 16-, 14- or 12-bit input code, MSB to LSB, followed by 0, 2 or 4 don't care bits (LTC2609, LTC2619 and LTC2629 respectively). Atypical LTC2609 write transaction is shown in Figure 4.

The command (C3-CO) and address (A3-A0) assignments are shown in Table 2. The first four commands in the table consist of write and update operations. A write operation

## OPERATION

Write Word Protocol for LTC2609/LTC2619/LTC1629


Figure 3

Table 2

| COMMAND* |  |  |  |  |
| :---: | :---: | :---: | :---: | :--- |
| $\mathbf{C 3}$ | C2 | C1 | CO |  |
| 0 | 0 | 0 | 0 | Write to Input Register n |
| 0 | 0 | 0 | 1 | Update (Power Up) DAC Register n |
| 0 | 0 | 1 | 0 | Write to Input Register n, Update (Power Up) All n |
| 0 | 0 | 1 | 1 | Write to and Update (Power Up) n |
| 0 | 1 | 0 | 0 | Power Down n |
| 1 | 1 | 1 | 1 | No Operation |
| ADDRESS (n)* |  |  |  |  |
| A3 | A2 | A1 | A0 |  |
| 0 | 0 | 0 | 0 | DAC A |
| 0 | 0 | 0 | 1 | DAC B |
| 0 | 0 | 1 | 0 | DAC C |
| 0 | 0 | 1 | 1 | DAC D |
| 1 | 1 | 1 | 1 | All DACs |

*Command and address codes not shown are reserved and should not be used.
loads a 16 -bit data word from the 32 -bit shift register into the input register of the selected DAC, n. An update operation copies the data word from the input register to the DAC register. Once copied into the DAC register, the data word becomes the active 16-, 14- or 12-bit input code, and is converted to an analog voltage at the DAC output. The update operation also powers up the selected DAC if it had been in power-down mode. The data path and registers are shown in the Block Diagram.

## Power-Down Mode

For power-constrained applications, power-down mode can be used to reduce the supply current whenever less than four outputs are needed. When in power-down, the buffer amplifiers, bias circuits and reference inputs are disabled, and draw essentially zero current. The DAC outputs are put into a high impedance state, and the output pins are passively pulled to REFLO through individual 90k resistors. Input-and DAC-register contents are not disturbed during power down.
Any channel or combination of channels can be put into power-down mode by using command 0100b in combination with the appropriate DAC address, (n). The 16 -bit data word is ignored. The supply current is reduced by approximately $1 / 4$ for each DAC powered down. The effective resistance at REFx (Pins 3, 6, 12 and 15) are at high impedance (typically $>1 \mathrm{G} \Omega$ ) when the corresponding DACs are powered down. Normal operation can be resumed by executing any command which includes a DAC update, as shown in Table 2.

The selected DAC is powered up as its voltage output is updated. When a DAC which is in a powered-down state is powered up and updated, normal settling is delayed. If less than four DACs are in a powered-down state prior to the update command, the power-up delay time is $5 \mu \mathrm{~s}$. If on the other hand, all four DACs are powered down,

## operation

then the main bias generation circuit block has been automatically shut down in addition to the individual DAC amplifiers and reference inputs. In this case, the power-up delay time is $12 \mu \mathrm{~S}\left(\right.$ for $\mathrm{V}_{C C}=5 \mathrm{~V}$ ) or $30 \mu \mathrm{~S}\left(\right.$ for $\left.\mathrm{V}_{C C}=3 \mathrm{~V}\right)$.

## Voltage Output

The rail-to-rail amplifier has guaranteed load regulation when sourcing or sinking up to 15 mA at $5 \mathrm{~V}(7.5 \mathrm{~mA}$ at 2.7 V ).

Load regulation is a measure of the amplifier's ability to maintain the rated voltage accuracy over a wide range of load conditions. The measured change in output voltage per milliampere of forced load current change is expressed in LSB/mA.
DC output impedance is equivalent to load regulation, and may be derived from it by simply calculating a change in units from LSB/mA to Ohms. The amplifier's DC output impedance is $0.035 \Omega$ when driving a load well away from the rails.

When drawing a load current from either rail, the output voltage headroom with respect to that rail is limited by the $30 \Omega$ typical channel resistance of the output devices; e.g., when sinking 1 mA , the minimum output voltage $=$ $30 \Omega \cdot 1 \mathrm{~mA}=30 \mathrm{mV}$. See the graph Headroom at Rails vs Output Current in the Typical Performance Characteristics section.

The amplifier is stable driving capacitive loads of up to 1000 pF .

## Board Layout

The excellent load regulation and DC crosstalk performance of these devices is achieved in part by keeping "signal" and "power" grounds separate.

The PC board should have separate areas for the analog and digital sections of the circuit. This keeps digital signals away from sensitive analog signals and facilitates the use of separate digital and analog ground planes which have minimal capacitive and resistive interaction with each other.
Digital and analog ground planes should be joined at only one point, establishing a system star ground as close to the device's ground pin as possible. Ideally, the analog ground plane should be located on the component side of the board, and should be allowed to run under the part to shield it from noise. Analog ground should be a continuous and uninterrupted plane, except for necessary lead pads and vias, with signal traces on another layer.
The GND pin functions as a return path for power supply currents in the device and should be connected to analog ground. Resistance from the GND pin to system star ground should be as low as possible. When a zero scale DAC output voltage of zero is desired, REFLO (Pin 2) should be connected to system star ground.

## Rail-to-Rail Output Considerations

In any rail-to-rail voltage output device, the output is limited to voltages within the supply range.
Since the analog output of the device cannot go below ground, it may limit for the lowest codes as shown in Figure 4b. Similarly, limiting can occur near full scale when the $R E F$ pins are tied to $V_{C C}$. If $R E F x=V_{C C}$ and the DAC full-scale error (FSE) is positive, the output for the highest codes limits at $\mathrm{V}_{C C}$ as shown in Figure 4c. No fullscale limiting can occur if REFx is less than $V_{C C}-F S E$.
Offset and linearity are defined and tested over the region of the DAC transfer function where no output limiting can occur.
operation


## LTC2609/LTC2619/LTC2629

operation


## TYPICAL APPLICATION

Demo Board Schematic—Onboard 20-Bit ADC Measures Key Performance Parameters


## LTC2609/LTC2619/LTC2629

PACKAGE DESCRIPTION
GN Package
16-Lead Plastic SSOP
(Reference LTC DWG \# 05-08-1641)


NOTE:

1. CONTROLLING DIMENSION: INCHES
2. DIMENSIONS ARE IN $\frac{\text { INCHES }}{\text { (MILLIMETERS) }}$
3. DRAWING NOT TO SCALE

*DIMENSION DOES NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED 0.006 " ( 0.152 mm ) PER SIDE
**DIMENSION DOES NOT INCLUDE INTERLEAD FLASH. INTERLEAD
FLASH SHALL NOT EXCEED $0.010^{\prime \prime}(0.254 \mathrm{~mm})$ PER SIDE

## RELATED PARTS

| PART NUMBER | DESCRIPTION | COMMENTS |
| :---: | :---: | :---: |
| LTC1458/LTC1458L | Quad 12-Bit Rail-to-Rail Output DACs with Added Functionality | LTC1458: $\mathrm{V}_{\text {CC }}=4.5 \mathrm{~V}$ to 5.5 V , $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ to 4.096 V <br> LTC1458L: $\mathrm{V}_{\text {CC }}=2.7 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=\mathrm{OV}$ to 2.5 V |
| LTC1654 | Dual 14-Bit Rail-to-Rail V Out $^{\text {DAC }}$ | Programmable Speed/Power, $3.5 \mu \mathrm{~s} / 750 \mu \mathrm{~A}, 8 \mu \mathrm{~s} / 450 \mu \mathrm{~A}$ |
| LTC1655/LTC1655L | Single 16-Bit $\mathrm{V}_{\text {OUT }}$ DACs with Serial Interface in S0-8 | $\mathrm{V}_{\text {CC }}=5 \mathrm{~V}(3 \mathrm{~V})$, Low Power, Deglitched |
| LTC1657/LTC1657L | Parallel 5V/3V 16-Bit V ${ }_{\text {OUT }}$ DACs | Low Power, Deglitched, Rail-to-Rail $\mathrm{V}_{\text {OUT }}$ |
| LTC1660/LTC1665 | Octal 10/8-Bit $\mathrm{V}_{\text {OUT }}$ DACs in 16-Pin Narrow SSOP | $\mathrm{V}_{\text {CC }}=2.7 \mathrm{~V}$ to 5.5V, Micropower, Rail-to-Rail Output |
| LTC1821 | Parallel 16-Bit Voltage Output DAC | Precision 16-Bit Settling in $2 \mu \mathrm{~s}$ for 10V Step |
| LTC2600/LTC2610 LTC2620 | Octal 16-/14-/12-Bit V OUT DACs in 16-Lead SSOP | $250 \mu \mathrm{~A}$ per DAC, 2.5 V to 5.5 V Supply Range, Rail-to-Rail Output, SPI Serial Interface |
| LTC2601/LTC2611 LTC2621 | Single 16-/14-/12-Bit $\mathrm{V}_{\text {OUT }}$ DACs in 10-Lead DFN | $250 \mu \mathrm{~A}$ per DAC, 2.5 V to 5.5 V Supply Range, Rail-to-Rail Output, SPI Serial Interface |
| LTC2602/LTC2612 LTC2622 | Dual 16-/14-/12-Bit V OUT DACs in 8-Lead MSOP | $300 \mu \mathrm{~A}$ per DAC, 2.5 V to 5.5 V Supply Range, Rail-to-Rail Output, SPI Serial Interface |
| LTC2604/LTC2614 <br> LTC2624 | Quad 16-/14-/12-Bit V ${ }_{\text {Out }}$ DACs in 16-Lead SSOP | $250 \mu \mathrm{~A}$ per DAC, 2.5 V to 5.5 V Supply Range, Rail-to-Rail Output, SPI Serial Interface |
| LTC2605/LTC2615 LTC2625 | Octal 16-/14-/12-Bit $\mathrm{V}_{\text {OUT }}$ DACs with $\mathrm{I}^{2} \mathrm{C}$ Interface in 16-Lead SSOP | $250 \mu \mathrm{~A}$ per DAC, 2.7V to 5.5 V Supply Range, Rail-to-Rail Output |
| LTC2606/LTC2616 LTC2626 | Single 16-/14-/12-Bit V ${ }_{\text {OUT }}$ DACs in 10-Lead DFN with I ${ }^{2} \mathrm{C}$ Interface | $270 \mu \mathrm{~A}$ per DAC, 2.7V to 5.5V Supply Range, Rail-to-Rail Output |


[^0]:    —Y, LTC and LT are registered trademarks of Linear Technology Corporation.
    All other trademarks are the property of their respective owners.
    Protected by U.S. Patents, including 5396245. Patent pending.

