PI74AVC16834

18-Bit Universal Bus Driver with 3-State Outputs

Product Features

- Very high-speed, low-noise universal bus driver with embedded resistor outputs
- Meets PC133 SDRAM Registered DIMM specification
- Implements output impedance control for low-noise and heavy-load applications
- Fast Propagation Delay:
  2.5ns max. for 50pF test load
- V_{CC} = 3.3V or 2.5V or 1.8V
- Packaging (Pb-free & Green available):
  – 56-pin 240 mil wide plastic TSSOP (A)

Product Pin Configuration



Product Description

The 18-bit PI74AVC16834 universal bus driver is designed for 1.8V to 3.6V V_{CC} operation.

Data flow from A to Y is controlled by Output Enable ($\overline{OE}$). The device operates in the transparent mode when $\overline{LE}$ is LOW. The A data is latched if CLK is held at a high or low logic level. If $\overline{LE}$ is HIGH, the A-bus is stored in the latch/flip-flop on the low-to-high transition of CLK. When $\overline{OE}$ is HIGH, the outputs are in the high-impedance state.

The PI74AVC16834 bus driver is designed to drive an array of 133 MHz synchronous memory chips, with minimal undershoot/ overshoot noise, and to meet the input signal rise/fall time requirement of memory chips.

The output drivers of this part have an embedded series-resistor. For DIMM module design, no external series termination resistors near the buffer drivers or any other termination resistors are required. This feature simplifies DIMM module layout design, and results in cost savings.

Logic Block Diagram



Truth Table(1)

Inputs				Outputs Y
$\overline{OE}$	$\overline{LE}$	CLK	A	
H	X	X	X	Z
L	L	X	L	L
L	L	X	H	H
L	H	↑	L	L
L	H	↑	H	H
L	H	H	X	Yo(2)
L	H	L	X	Yo(3)

Notes:

1 H = High Signal Level
L = Low Signal Level
Z = High Impedance
↑ = Transition LOW-to-HIGH
X = Irrelevant

2. Output level before the indicated steady-state input conditions were established, provided that CLK is HIGH before $\overline{LE}$ goes HIGH.
3. Output level before the indicated steady-state input conditions were established.

Product Pin Description

Pin Name	Description
$\overline{OE}$	Output Enable Input (Active LOW)
$\overline{LE}$	Latch Enable (Active LOW)
CLK	Clock Input
A	Data Input
Y	Data Output
GND	Ground
V_{CC}	Power

Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature	–65°C to +150°C
Ambient Temperature with Power Applied	–40°C to +85°C
Supply Voltage Range, V_{CC}	–0.5V to +4.6V
Input Voltage Range, V_I(1)	–0.5V to +4.6V
Voltage range applied to any output in the high-impedance or power-off state, V_O(1)	–0.5V to +4.6V
Voltage range applied to any output in the high or low state, V_O(1,2)	–0.5V to V_{CC} +0.5V
Input clamp current, I_{IK} (V_I <0)	–50mA
Output clamp current, I_{OK} (V_O <0)	–50mA
Continuous output current, I_O	±50mA
Continuous current through each V_{CC} or GND	±100mA
Package thermal impedance, θ_{JA}(3): A (TSSOP) package	81°C/W
K (TVSOP) package	86°C/W

Notes:

Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

1. Input and output negative voltage ratings may be exceeded if the input and output current ratings are observed.
2. Output positive voltage rating may be exceeded up to 4.6V maximum if the output current rating is observed.
3. Package thermal impedance is calculated in accordance with JESD 51.

Recommended Operating Conditions(1)

Parameters	Description	Test Conditions	Min.	Max.	Units
V_{CC}	Supply Voltage	Operating	1.65	3.6	V
		Data Retention Only	1.2		
V_{IH}	High-level Input Voltage	V_{CC} = 1.2V	V_{CC}		
		V_{CC} = 1.65V to 1.95V	0.65 x V_{CC}		
		V_{CC} = 2.3V to 2.7V	1.7		
		V_{CC} = 3V to 3.6V	2		
V_{IL}	Low-level Input Voltage	V_{CC} = 1.2V		GND	
		V_{CC} = 1.65V to 1.95V		0.35 x V_{CC}	
		V_{CC} = 2.3V to 2.7V		0.7	
		V_{CC} = 3V to 3.6V		0.8	
V_{IN}	Input Voltage		0	3.6	
V_{OUT}	Output Voltage	Active State	0	V_{CC}	
		3-State	0	3.6	
I_{OHS}	High-level Output Current (2)	V_{CC} = 1.65V to 1.95V		–4	mA
		V_{CC} = 2.3V to 2.7V		–8	
		V_{CC} = 3V to 3.6V		–12	
I_{OLS}	Low-level Output Current (2)	V_{CC} = 1.65V to 1.95V		4	
		V_{CC} = 2.3V to 2.7V		8	
		V_{CC} = 3V to 3.6V		12	
$\Delta t/\Delta v$	Input transition rise or fall rate	V_{CC} = 1.65V to 3.6V		5	ns/V
T_A	Operating Free-Air Temperature		–40	85	°C

Notes:
1. Unused control inputs must be held HIGH or LOW to prevent them from floating.
2. Dynamic drive is greater than standard output drive of I_{OH} = –24mA and I_{OL} = 24mA

DC Electrical Characteristics (Over the Operating Range, $T_A = -40°C$ to $+85°C$, $V_{CC} = 3.3V \pm 10\%$)

Parameters		Test Conditions		V_{CC}[1]	Min.	Typ.[2]	Max.	Units
V_{OH}		$I_{OHS} = -100\mu A$	V_{IH} or V_{IL}	1.65 to 3.6	V_{CC} -0.2			V
		$I_{OHS} = -4mA$	$V_{IH} = 1.07V$	1.65	1.2			
		$I_{OHS} = -8mA$	$V_{IH} = 1.7V$	2.3	1.75			
		$I_{OHS} = -12mA$	$V_{IH} = 2V$	3.0	2.3			
V_{OL}		$I_{OLS} = 100\mu A$	V_{IH} or V_{IL}	1.65 to 3.6			0.2	
		$I_{OLS} = 4mA$	$V_{IL} = 0.57V$	1.65			0.45	
		$I_{OLS} = 8mA$	$V_{IL} = 0.7V$	2.3			0.55	
		$I_{OLS} = 12mA$	$V_{IL} = 0.8V$	3.0			0.7	
I_I	Control Inputs	$V_I = V_{CC}$ or GND		3.6			2.5	µA
I_{OFF}		$V_I = 0$ or 3.6V		0			±10	
I_{OZ}[3]		$V_O = V_{CC}$ or GND	$\overline{OE} = V_{CC}$	3.6			±10	
I_{CC}		$V_I = V_{CC}$ or GND	$I_O = 0$	3.6			40	
C_I	Control Inputs	$V_I = V_{CC}$ or GND		2.5		4.5		pF
				3.3		4.5		
	Data Input			2.5		4.0		
				3.3		4.0		
C_O	Outputs	$V_O = V_{CC}$ or GND		2.5		6.5		
				3.3		6.5		

Notes:
1. For Max. or Min. conditions, use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are measured at +25°C.
3. For I/O ports, the I_{OZ} includes the input leakage current.

Timing Requirements over Operating Range

Parameters	Description	V_{CC} = 1.8 V ± 0.15V		V_{CC} = 2.5V ± 0.2V		V_{CC} = 3.3V ± 0.3V		Units
		Min.	Max.	Min.	Max.	Min.	Max.	
f_{CLOCK}	Clock Frequency		150		150		150	MHz
t_W Pulse Duration	$\overline{LE}$ Low	2.0		1.2		1.0		ns
	CLK High or Low	2.0		1.2		1.0		
t_{SU} Setup time	Data before CLK↑	1.4		1.2		1.0		
	Data before $\overline{LE}$↑, CLK High or Low	1.4		1.2		1.0		
t_H Hold time	Data after CLK↑	1.0		0.8		0.6		
	Data after $\overline{LE}$↑, CLK High or Low	1.0		0.8		0.6		

Switching Characteristics Over Recommended Operating Free-Air Temperature Range
Unless otherwise noted, see Figures 1 through 3.

Parameter	From (Input)	To (Output)	V_{CC} = 1.8V ±0.15V		V_{CC} = 2.5V ±0.2V		V_{CC} = 3.3V(1) ±0.3V		Units
			Min.	Max.	Min.	Max.	Min.	Max.	
f_{max}			150		150		150		MHz
t_{pd}	A	Y	1.0	4.5	0.8	3.0	0.7	2.4	ns
	$\overline{LE}$		1.0	5.0	0.8	3.3	0.7	2.5	
	CLK		1.0	4.5	0.8	3.0	0.7	2.5	
t_{en}	$\overline{OE}$		1.5	5.5	1.0	4.5	1.0	4.0	
t_{DIS}	$\overline{OE}$		1.5	5.0	1.0	4.5	1.0	4.0	

Notes:f
1. Load at 50pF and 500Ω.

Operating Characteristics, T_A = 25°C

Parameters		Test Conditions	V_{CC} = 1.8V	V_{CC} = 2.5V	V_{CC} = 3.3V	Units
			Typ.	Typ.	Typ.	
C_{pd} Power dissipation capacitance	Outputs Enabled	C_L = 0, f = 10 MHz	45	48	52	pF
	Outputs Disabled		23	25	28	

Parameter Measurement Information (V_{CC} = 1.8V ±0.15V)



TEST	S1
t_{pd} t_{PLZ}/t_{PZL} t_{PHZ}/t_{PZH}	Open 2 x V_{CC} GND

Load Circuit



Voltage Waveforms
Setup and Hold Times



Voltage Waveforms
Propagation Delay Times



Voltage Waveforms
Pulse Duration



Voltage Waveforms
Enable and Disable Times

Notes:

- C_L includes probe and jig capacitance.
- Waveform 1 is for an output with internal conditions such that the output is LOW except when disabled by the output control.
- Waveform 2 is for an output with internal conditions such that the output is HIGH except when disabled by the output control.
- All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z_O = 50Ω, t_r ≤2ns, t_r ≤2ns.
- The outputs are measured one at a time with one transition per measurement.
- . t_{PLZ} and t_{PHZ} are the same as t_{dis}.
- . t_{PZL} and t_{PZH} are the same as t_{dis}.
- t_{PLH} and t_{PHL} are the same as t_{dis}.

Figure 1. Load Circuit and Voltage Waveforms

Parameter Measurement Information (V_{CC} = 2.5V ±0.2V)



Load Circuit

TEST	S1
t_{pd} t_{PLZ}/t_{PZL} t_{PHZ}/t_{PZH}	Open 2 x V_{CC} GND



Voltage Waveforms
Setup and Hold Times



Voltage Waveforms
Pulse Duration



Voltage Waveforms
Propagation Delay Times



Voltage Waveforms
Enable and Disable Times

Notes:

- C_L includes probe and jig capacitance.
- Waveform 1 is for an output with internal conditions such that the output is LOW except when disabled by the output control.
- Waveform 2 is for an output with internal conditions such that the output is HIGH except when disabled by the output control.
- All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z_O = 50Ω, t_r ≤2ns, t_r ≤2ns.
- The outputs are measured one at a time with one transition per measurement.
- t_{PLZ} and t_{PHZ} are the same as t_{dis}.
- t_{PZL} and t_{PZH} are the same as t_{dis}.
- t_{PLH} and t_{PHL} are the same as t_{dis}.

Figure 2. Load Circuit and Voltage Waveforms

Parameter Measurement Information (V_{CC} = 3.3V ±0.3V)



TEST	S1
t_{pd} t_{PLZ}/t_{PZL} t_{PHZ}/t_{PZH}	Open 2 x V_{CC} GND

Load Circuit



Voltage Waveforms
Setup and Hold Times



Voltage Waveforms
Pulse Duration



Voltage Waveforms
Propagation Delay Times



Voltage Waveforms
Enable and Disable Times

Notes:

- C_L includes probe and jig capacitance.
- Waveform 1 is for an output with internal conditions such that the output is LOW except when disabled by the output control.
- Waveform 2 is for an output with internal conditions such that the output is HIGH except when disabled by the output control.
- All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z_O = 50Ω, t_r ≤2ns, t_r ≤2ns.
- The outputs are measured one at a time with one transition per measurement.
- t_{PLZ} and t_{PHZ} are the same as t_{dis}.
- t_{PZL} and t_{PZH} are the same as t_{dis}.
- t_{PLH} and t_{PHL} are the same as t_{dis}.

Figure 3. Load Circuit and Voltage Waveforms

Packaging Mechanical: 56-pin TSSOP (A)



SYMBOL	DIMENSION IN MM			DIMENSION IN INCH		
	MIN.	NOM	MAX.	MIN.	NOM	MAX.
A			1.20			0.047
A1	0.05		0.15	0.002		0.006
A2	0.80	1.00	1.05	0.031	0.039	0.041
E	8.00	8.10	8.20	0.315	0.319	0.323
E1	6.00	6.10	6.20	0.236	0.240	0.244
D	13.90	14.00	14.10	0.547	0.551	0.555
L	0.45	0.60	0.75	0.018	0.024	0.030
L1	1.00 REF.			0.039 REF.		
b	0.20 TYP.			0.008 TYP.		
b1	0.15 TYP.			0.006 TYP.		
c	0.09		0.20	0.004		0.008
c1	0.05	0.15	0.16	0.002		0.006
e	0.50 BSC.			0.020 BSC.		
θ	0		8	0		8

Notes:
1. Controlling dimensions in millimeters.
2. Ref: JEDEC MO-153F/EE
3. Package Outline Exclusive of Mold Flash and Metal Burr

PERICOM Semiconductor Corporation

DATE: 09/11/06

DESCRIPTION: 56-pin, 240-mil wide TSSOP

PACKAGE CODE: A56

DOCUMENT CONTROL #: PD-1502 **REVISION: M**

06-0736

Packaging Mechanical: 56-pin TVSOP (K)

DOCUMENT CONTROL NO.
PD - 1325

REVISION: F
DATE: 03/09/05



Note:
1. Maximum package length and width dimensions do not include mold flash protrusions or gate burrs, which shall not exceed 0.006 inch per side (Ref: JEDEC MO-194B/AF)

Pericom Semiconductor Corporation
3545 N. 1st Street, San Jose, CA 95134
1-800-435-2335 • www.pericom.com

DESCRIPTION: 56-Pin, 173-Mil Wide, TVSOP (TSSOP)

PACKAGE CODE: K

Ordering Information

Ordering Number	Package Code	Package Description
PI74AVC16834AE	A	Pb-free & Green, 56-pin, 240-mil wide Plastic TSSOP

Notes:
- Thermal characteristics can be found on the company web site at www.pericom.com/packaging/
- E = Pb-free & Green
- Adding an X suffix = Tape/Reel