SDLS004 D2633, JANUARY 1981-REVISED MARCH 1988

- Parallel Register Inputs ('LS592)
- Parallel 3-State I/O: Register Inputs/ Counter Outputs ('LS593)
- Counter has Direct Overriding Load and Clear
- Accurate Counter Frequency: DC to 20 MHz

#### description

The 'LS592 comes in a 16-pin package and consists of a parallel input, 8-bit storage register feeding an 8-bit binary counter. Both the register and the counter have individual positive-edge-triggered clocks. In addition, the counter has direct load and clear functions. A low-going  $\overline{\text{RCO}}$  pulse will be obtained when the counter reaches the hex word FF. Expansion is easily accomplished for two stages by connecting  $\overline{\text{RCO}}$  of the first stage to  $\overline{\text{CCKEN}}$  of the second stage. Cascading for larger count chains can be accomplished by connecting  $\overline{\text{RCO}}$  of each stage to CCK of the following stage.

The 'LS593 comes in a 20-pin package and has all the features of the 'LS592 plus 3-state I/O, which provides parallel counter outputs. The tables below show the operation of the enable (CCKEN,  $\overline{\text{CCKEN}}$ ) inputs. A register clock enable ( $\overline{\text{RCKEN}}$ ) is also provided.

#### OUTPUT ENABLE CONTROL ('593 ONLY)

G	G	$A/Q_A$ thru $H/Q_H$
L	L	input mode
L	H	input mode
н	L	output mode
н	н	input mode


#### COUNTER CLOCK ENABLE CONTROL

CCKEN	EFFECT ON CCK
L	Enable
н	Disable
L	Enable
н	Enable
	L H L

#### SN54LS592 ... J OR W PACKAGE SN74LS592 ... N PACKAGE (TOP VIEW)

B [ ] 1	U16[	] Vcc
⊂ [] 2	15	] ^
0 🖸 3	14	CLOAD
E [ 4	13	RCK
F 🗌 5	12	CCKEN
G [ 6	11	] сск
н [ 7	10	CCLR
	9	RCO

SN54LS592 ... FK PACKAGE (TOP VIEW)




NC - No internal connection

#### SN54LS593 . . . J OR W PACKAGE SN74LS593 . . . DW OR N PACKAGE (TOP VIFW)

4	UF	AICAAL

A/ QA [ B/QB ] C/QC ] D/ QD ] E/QE ] F/QF ] H/QH ]	1 2 3 4 5 6 7 8	20 19 18 17 16 15 14 13	Vcc   G   G   RCKEN   RCK   RCK   CCKEN   CCKEN   CCK
	8 9 10	F	


SN54LS593 . . . FK PACKAGE (TOP VIEW)




PRODUCTION DATA documents contain information current as of publication data. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does nat necessarily include testing of all parameters.



#### schematics of inputs and outputs




logic symbols t



 $^\dagger$  These symbols are in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12. Pin numbers shown are for DW, J, N, and W packages.




## SN54LS592, SN74LS592 8-BIT BINARY COUNTERS WITH INPUT REGISTERS




-\_



### SN54LS593, SN74LS593 **8-BIT BINARY COUNTERS WITH INPUT REGISTERS**







### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)	7 V
Input voltage (excluding I/O ports)	
Off-state output voltage (including I/O ports)	
Operating free-air temperature range: SN54LS592, SN54LS593	55°C to 125°C
SN74LS592, SN74LS593	0°C to 70°C
Storage temperature range	$-65^{\circ}$ C to $150^{\circ}$ C

 $^\circ$  NOTE 1: Voltage values are with respect to the network ground terminal.

#### recommended operating conditions

				SN54LS	Y .		SN74LS		UNIT
-			MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Vcc	Supply voltage		4.5	5	5.5	4.75	5	5.25	V
V <sub>IH</sub>	High-level input voltage		2			2			v
VIL	Low-level input voltage				0.7			0.8	V
юн	High-level output current	RCO	1		- 1			- 1	
UH	inginever output current	Q'LS593 only			- 1			- 2.6	mA
101	Low-level output current	RCO			8	<u> </u>		16	
-UL		Q 'LS593 only			12			24	mΑ
fcck	Counter clock frequency		0		20	0		20	MHz
t <sub>w</sub> (CCK)	Duration of counter clock p	ulse	25			25			ns
tw (CCLR)	Duration of counter clear pu	ilse	20			20			ns
tw (RCK)	Duration of register clock p	lise	20			20			ns
tw CLOAD	Duration of counter load pu	lse	40		• •	40			ns
t <sub>su</sub>	Register enable setup time	RCKEN low to RCK 1, 'LS593	20			20		-	ns
	Counter enable setup time	CCKEN low, 'LS592	30			30			
t <sub>su</sub>	before CCK t	CCKEN low or CCKEN high, 'LS593	30			30			715
		CCLR inactive before CCK 1	20			20			
+	Setup time	CLOAD inactive before CCK 1	20			20			
tsu		RCK t before CLOAD t (see Note 2)				30			ns
		Data A thru H before RCK 1	20			20			1
th	Hold time	Data A thru H after RCK †	0			0			
····	· · · · · · · · · · · · · · · · · · ·	All others	0			0			ńs
TA	Operating free-air temperatu	re	- 55		125	0		70	°c

NOTE 2: This time insures the data saved by RCK 1 will also be loaded into the counter.



<b>B</b> A				S	N54LS'		[ •	SN74LS		
	PARAMETER	TEST CONDITI	MIN	TYP	MAX	MIN	TYP <sup>‡</sup>	MAX	UNIT	
Viĸ		VCC = MIN, II = -18 m/	4			- 1.5			- 1.5	V
	'LS593 Q	$V_{CC} = MIN, V_{H} = 2 V,$	l <sub>OH</sub> = -1 mA	2.4	3.2					
∨он	L3333 Q	$v_{CC} = MAX$	I <sub>OH</sub> = -2.6 mA				2.4	3.1		V
	RCO		$I_{OH} = -1 \text{ mA}$	2.4	3.2		2.4	3.2		
	1LS593 Q		loL = 12 mA		0.25	0.4		0.25	0.4	
VOL		$V_{CC}$ – MIN, $V_{IH}$ = 2 V,	I <sub>OL</sub> = 24 mA					0.35	0.5	v
'UL	RCO	V <sub>IL</sub> = MAX	loL = 8 mA		0.25	0.4		0.25	0.4	
			I <sub>OL</sub> = 16 mA					0.35	0.5	
<sup>I</sup> OZH	'LS593 Q	$V_{CC} = MAX, V_{IH} = 2 V,$ $V_{O} = 2.7 V$	V <sub>IL</sub> ≖ MAX.			20			20	μA
<sup>I</sup> OZL	'LS593 Q	$V_{CC} = MAX, V_{IH} - 2 V,$ $V_{O} = 0.4 V$	V <sub>IL</sub> = MAX,			-0.4			-0.4	mA
	'LS593 Q		VI = 5.5 V			0.1			0.1	mА
11	Others	V <sub>CC</sub> - MAX	V <sub>1</sub> = 7 V			0.1			0.1	mA
¦ін		$V_{CC} = MAX, V_{I} = 2.7 V$				20			20	μA
	ССК					-0.8			-0.8	
	RCK LS592					-0.2			- 0.2	
hι	1010 (LS593	$V_{CC} = MAX, V_I = 0.4 V$				-0.8			- 0.8	mA
	A thru H					-0.4			-0.4	
	Others					-0.2			-0.2	
los <sup>§</sup>	'LS593 Q	$V_{CC} = MAX, V_0 = 0 V$		- 30		- 130	- 30		- 130	mA
.03	RCO			- 20		- 100	- 20		- 100	
	'LS592 CCH				40	60		40	60	
	ICCL	$V_{CC} = MAX,$			40	60	ļ	40	60	
lcc	ССН	All possible inputs grounded,			47	70		47	70	mA
	'LS593 1 <sub>CCL</sub>	All outputs open			53	80	ļ	53	80	
	l 'ccz				57	85		57	85	

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

<sup>1</sup>For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

<sup>‡</sup>All typical values are at  $V_{CC}$  = 5 V,  $T_A$  = 25 °C.

٦.

Not more than one output should be shorted at a time and the duration of the short-circuit should not exceed one second.



	FROM	то				LS592			'LS593		UNI
PARAMETER	(INPUT)	(OUTPUT)	TEST COND	TIONS	MIN	TYP	MAX	MIN	түр	MAX	UNI
fmax	сск	RCO	$B_L = 1 k\Omega$ ,	C լ_ = 30 pF	20	35		20	35		MHz
<sup>t</sup> PLH	CCK1	Q							14	21	ns
<sup>t</sup> PHL	CCK1	Q	1						26	39	ns
ĩ₽LH	CLOAD +	Q							34	51	ns
tPHL	CLOAD +	Q		667 Ω, CL = 45 pF					28	42	ns
tPHL	CCLR +	a	R <sub>L</sub> = 667 Ω,						25	38	ns
<sup>t</sup> PZH	Gt	Q	1						31	47	ns
<sup>t</sup> PZL	Gt	Q	1						27	40	រាទ
<sup>t</sup> PZH	G↓	۵							29	45	ns
tPZL	G i	٩							31	47	ns
tPHZ	G↓	a			1				33	50	ns
<sup>t</sup> PLZ	Gł	٩		0 - 5 - 5		-			35	52	ns
<sup>t</sup> PHZ	<u>G</u> t	٩	RL = 667 Ω,	C <b>L</b> = 5 p⊢					26	39	ns
<sup>t</sup> PLZ	Ğt	٩							28	42	ns
<sup>1</sup> PLH	CCK t	RCO				15	23		14	21	ns
<sup>t</sup> PHL	CCK T	RCO				20	30		20	30	ns
<sup>t</sup> PLH	CLOAD +	RC0	RL=1kΩ,	C <sub>L</sub> = 30 pF		31	47		31	47	ns
tPHL	CLOAD 4	RCO				27	41		27	41	ns
t₽LH	CCLR +	RCO				30	45		30	45	пŝ
<sup>t</sup> ₽LH	RCK 1	нсо	$R_{L} = 1 k\Omega;$	CL = 30 pF		35	53		42	63	ns
tphL	RCK †	RCD	CLOAD = L			30	45		33	50	ns

## switching characteristics, V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25 $^{\circ}$ C, (see note 3)

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.



www.ti.com

TEXAS INSTRUMENTS

### **PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
5962-87621012A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type
5962-8762101EA	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type
5962-8762101EA	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type
5962-8762101FA	ACTIVE	CFP	W	16	1	TBD	A42	N / A for Pkg Type
5962-8762101FA	ACTIVE	CFP	W	16	1	TBD	A42	N / A for Pkg Type
SN54LS592J	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type
SN54LS592J	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type
SN54LS593J	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type
SN54LS593J	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type
SN74LS592D	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS592D	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS592DE4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS592DE4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS592DG4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS592DG4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS592DR	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS592DR	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS592DRE4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS592DRE4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS592DRG4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS592DRG4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS592N	ACTIVE	PDIP	Ν	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SN74LS592N	ACTIVE	PDIP	Ν	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SN74LS592N3	OBSOLETE	PDIP	Ν	16		TBD	Call TI	Call TI
SN74LS592N3	OBSOLETE	PDIP	Ν	16		TBD	Call TI	Call TI
SN74LS592NE4	ACTIVE	PDIP	Ν	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SN74LS592NE4	ACTIVE	PDIP	Ν	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SN74LS592NSR	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS592NSR	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM

# PACKAGE OPTION ADDENDUM

WWW.ti.com

11-Nov-2009

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(</sup>
SN74LS592NSRE4	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIN
SN74LS592NSRE4	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIN
SN74LS592NSRG4	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIN
SN74LS592NSRG4	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIN
SN74LS593DW	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIN
SN74LS593DW	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIN
SN74LS593DWE4	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIN
SN74LS593DWE4	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIN
SN74LS593DWG4	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIN
SN74LS593DWG4	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIN
SN74LS593DWR	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLI
SN74LS593DWR	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLI
SN74LS593DWRE4	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLI
SN74LS593DWRE4	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLI
SN74LS593DWRG4	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLI
SN74LS593DWRG4	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLI
SN74LS593N	ACTIVE	PDIP	Ν	20	20	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SN74LS593N	ACTIVE	PDIP	N	20	20	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SN74LS593N3	OBSOLETE	PDIP	Ν	20		TBD	Call TI	Call TI
SN74LS593N3	OBSOLETE	PDIP	Ν	20		TBD	Call TI	Call TI
SN74LS593NE4	ACTIVE	PDIP	Ν	20	20	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SN74LS593NE4	ACTIVE	PDIP	Ν	20	20	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SNJ54LS592FK	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type
SNJ54LS592FK	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type
SNJ54LS592J	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type
SNJ54LS592J	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type
SNJ54LS592W	ACTIVE	CFP	W	16	1	TBD	A42	N / A for Pkg Type
SNJ54LS592W	ACTIVE	CFP	W	16	1	TBD	A42	N / A for Pkg Type
SNJ54LS593FK	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type
SNJ54LS593FK	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type



www.ti.com

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
SNJ54LS593J	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type
SNJ54LS593J	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type
SNJ54LS593W	OBSOLETE			20		TBD	Call TI	Call TI
SNJ54LS593W	OBSOLETE			20		TBD	Call TI	Call TI

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details. **TBD**: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


# PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

### TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LS592DR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
SN74LS592NSR	SO	NS	16	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1
SN74LS593DWR	SOIC	DW	20	2000	330.0	24.4	10.8	13.0	2.7	12.0	24.0	Q1

TEXAS INSTRUMENTS

www.ti.com

# PACKAGE MATERIALS INFORMATION

29-Jul-2009



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LS592DR	SOIC	D	16	2500	333.2	345.9	28.6
SN74LS592NSR	SO	NS	16	2000	346.0	346.0	33.0
SN74LS593DWR	SOIC	DW	20	2000	346.0	346.0	41.0

J (R-GDIP-T\*\*) 14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

W (R-GDFP-F16)

CERAMIC DUAL FLATPACK



- A. All linear dimensions are in inches (millimeters).
  - B. This drawing is subject to change without notice.
  - C. This package can be hermetically sealed with a ceramic lid using glass frit.
  - D. Index point is provided on cap for terminal identification only.
  - E. Falls within MIL STD 1835 GDFP1-F16 and JEDEC MO-092AC



MLCC006B - OCTOBER 1996

#### FK (S-CQCC-N\*\*)

#### LEADLESS CERAMIC CHIP CARRIER

28 TERMINAL SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a metal lid.
- D. The terminals are gold plated.
- E. Falls within JEDEC MS-004



# N (R-PDIP-T\*\*)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- $\triangle$  The 20 pin end lead shoulder width is a vendor option, either half or full width.



DW (R-PDSO-G20)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).


B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-013 variation AC.



## LAND PATTERN




NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



D (R-PDSO-G16)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 (0,15) per end.
- Body width does not include interlead flash. Interlead flash shall not exceed .017 (0,43) per side.
- E. Reference JEDEC MS-012 variation AC.



4211283-4/B 09/10

# D (R-PDSO-G16) PLASTIC SMALL OUTLINE Stencil Openings (Note D) Example Board Layout (Note C) -16x0,55 - 14x1,27 -14x1,27 16x1,95 4,80 4,80 Example Non Soldermask Defined Pad Example Pad Geometry (See Note C) 0,60 Example 2,00

Solder Mask Opening (See Note E)

NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

← 0,07 All Around

- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
  E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



## MECHANICAL DATA

#### PLASTIC SMALL-OUTLINE PACKAGE

#### 0,51 0,35 ⊕0,25⊛ 1,27 8 14 0,15 NOM 5,60 8,20 5,00 7,40 $\bigcirc$ Gage Plane ₽ 0,25 7 1 1,05 0,55 0°-10° Δ 0,15 0,05 Seating Plane — 2,00 MAX 0,10PINS \*\* 14 16 20 24 DIM 10,50 10,50 12,90 15,30 A MAX A MIN 9,90 9,90 12,30 14,70 4040062/C 03/03

NOTES: A. All linear dimensions are in millimeters.

NS (R-PDSO-G\*\*)

**14-PINS SHOWN** 

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DLP® Products	www.dlp.com	Communications and Telecom	www.ti.com/communications
DSP	dsp.ti.com	Computers and Peripherals	www.ti.com/computers
Clocks and Timers	www.ti.com/clocks	Consumer Electronics	www.ti.com/consumer-apps
Interface	interface.ti.com	Energy	www.ti.com/energy
Logic	logic.ti.com	Industrial	www.ti.com/industrial
Power Mgmt	power.ti.com	Medical	www.ti.com/medical
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
RFID	www.ti-rfid.com	Space, Avionics & Defense	www.ti.com/space-avionics-defense
RF/IF and ZigBee® Solutions	www.ti.com/lprf	Video and Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless-apps

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2010, Texas Instruments Incorporated