www.ti.com


SN54LVT162245A, SN74LVT162245A 3.3-V ABT 16-BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS714D-FEBRUARY 2000-REVISED NOVEMBER 2006

FEATURES

- Members of the Texas Instruments Widebus™ Family
- A-Port Outputs Have Equivalent 22- Ω Series Resistors, So No External Resistors Are Required
- Supprt Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V_{CC})
- Support Unregulated Battery Operation Down to 2.7 V
- Typical V_{OLP} (Output Ground Bounce)
 <0.8 V at V_{CC} = 3.3 V, T_A = 25°C
- I_{off} and Power-Up 3-State Support Hot Insertion
- Distributed V_{CC} and GND Pins Minimize High-Speed Switching Noise
- Flow-Through Architecture Optimizes PCB Layout
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)

SN54LVT162245A... WD PACKAGE SN74LVT162245A... DGG OR DL PACKAGE (TOP VIEW)



DESCRIPTION/ORDERING INFORMATION

The 'LVT162245A devices are 16-bit (dual-octal) noninverting 3-state transceivers designed for low-voltage (3.3-V) V_{CC} operation, but with the capability to provide a TTL interface to a 5-V system environment.

These devices are designed for asynchronous communication between two data buses. The logic levels of the direction-control (DIR) input and the output-enable (\overline{OE}) input activate either the B-port outputs or the A-port outputs or place both output ports into the high-impedance mode. The device transmits data from the A bus to the B bus when the B-port outputs are activated, and from the B bus to the A bus when the A-port outputs are activated. The input circuitry on both A and B ports is always active and must have a logic HIGH or LOW level applied to prevent excess I_{CC} and I_{CCZ} .

The A-port outputs, which are designed to source or sink up to 12 mA, include equivalent 22- Ω series resistors to reduce overshoot and undershoot.

When V_{CC} is between 0 and 1.5 V, the devices are in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.5 V, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

These devices are fully specified for hot-insertion applications using I_{off} and power-up 3-state. The I_{off} circuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down. The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down, which prevents driver conflict.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments.

SN54LVT162245A, SN74LVT162245A 3.3-V ABT 16-BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS714D-FEBRUARY 2000-REVISED NOVEMBER 2006




ORDERING INFORMATION

| T _A | PACKAG | iE ⁽¹⁾ | ORDERABLE PART NUMBER | TOP-SIDE MARKING |
|----------------|-----------------------|-------------------|----------------------------------|-------------------|
| | FBGA – GRD | Reel of 1000 | SN74LVT162245AGRDR | LZ245A |
| | FBGA – ZRD (Pb-free) | Reel of 1000 | SN74LVT162245AZRDR | LZ245A |
| | | Tubo of 25 | SN74LVT162245ADL | |
| | SSOP - DL | Tube of 25 | SN74LVT162245ADLG4 | LVT162245A |
| −40°C to 85°C | 330P - DL | Reel of 1000 | SN74LVT162245ADLR | LV1162245A |
| -40°C 10 85°C | | Reel of 1000 | 74LVT162245ADLRG4 | |
| | TSSOP – DGG | Reel of 2000 | SN74LVT162245ADGGR | LVT162245A |
| | 1550P – DGG | Reel of 2000 | 74LVT162245ADGGRE4 | LV1162245A |
| | VFBGA – GQL | Dool of 1000 | SN74LVT162245AGQLR | 1.7045 |
| | VFBGA – ZQL (Pb-free) | Reel of 1000 | SN74LVT162245AZQLR | LZ245A |
| –55°C to 125°C | CFP – WD | Tube | SNJ54LVT162245AWD ⁽²⁾ | SNJ54LVT162245AWD |

- (1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.
- (2) Product preview

GQL OR ZQL PACKAGE (TOP VIEW)




TERMINAL ASSIGNMENTS⁽¹⁾ (56-Ball GQL/ZQL Package)

| | 1 | 2 | 3 | 4 | 5 | 6 |
|---|------|-----|-----------------|-----------------|-----|-----------------|
| Α | 1DIR | NC | NC | NC | NC | 1 OE |
| В | 1B2 | 1B1 | GND | GND | 1A1 | 1A2 |
| С | 1B4 | 1B3 | V _{CC} | V _{CC} | 1A3 | 1A4 |
| D | 1B6 | 1B5 | GND | GND | 1A5 | 1A6 |
| E | 1B8 | 1B7 | | | 1A7 | 1A8 |
| F | 2B1 | 2B2 | | | 2A2 | 2A1 |
| G | 2B3 | 2B4 | GND | GND | 2A4 | 2A3 |
| Н | 2B5 | 2B6 | V _{CC} | V _{CC} | 2A6 | 2A5 |
| J | 2B7 | 2B8 | GND | GND | 2A8 | 2A7 |
| K | 2DIR | NC | NC | NC | NC | 2 OE |

(1) NC - No internal connection

GRD OR ZRD PACKAGE (TOP VIEW)



TERMINAL ASSIGNMENTS⁽¹⁾ (54-Ball GRD/ZRD Package)

| | 1 | 2 | 3 | 4 | 5 | 6 |
|---|-----|-----|-----------------|-----------------|-----|-----|
| Α | 1B1 | NC | 1DIR | 1 OE | NC | 1A1 |
| В | 1B3 | 1B2 | NC | NC | 1A2 | 1A3 |
| С | 1B5 | 1B4 | V _{CC} | V _{CC} | 1A4 | 1A5 |
| D | 1B7 | 1B6 | GND | GND | 1A6 | 1A7 |
| E | 2B1 | 1B8 | GND | GND | 1A8 | 2A1 |
| F | 2B3 | 2B2 | GND | GND | 2A2 | 2A3 |
| G | 2B5 | 2B4 | V _{CC} | V _{CC} | 2A4 | 2A5 |
| Н | 2B7 | 2B6 | NC | NC | 2A6 | 2A7 |
| J | 2B8 | NC | 2DIR | 2 OE | NC | 2A8 |

(1) NC - No internal connection





FUNCTION TABLE⁽¹⁾ (EACH 8-BIT SECTION)

| CONTRO | L INPUTS | OUTPUT C | IRCUITS | OPERATION |
|--------|----------|----------|------------------|-----------------|
| ŌĒ | DIR | A PORT | B PORT OPERATION | |
| L | L | Enabled | Hi-Z | B data to A bus |
| L | Н | Hi-Z | Enabled | A data to B bus |
| Н | Χ | Hi-Z | Hi-Z | Isolation |

(1) Input circuits of the data I/Os always are active.


LOGIC DIAGRAM (POSITIVE LOGIC)





To Seven Other Channels

SN54LVT162245A, SN74LVT162245A 3.3-V ABT 16-BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS





Absolute Maximum Ratings (1)

over operating free-air temperature range (unless otherwise noted)

| | | | MIN | MAX | UNIT |
|---------------|---|--------------------------------|----------------|---|------|
| V_{CC} | Supply voltage range | | -0.5 | 4.6 | V |
| V_{I} | Input voltage range (2) | | -0.5 | 7 | V |
| V_{O} | Voltage range applied to any output in the high-imp | pedance or power-off state (2) | -0.5 | 7 | V |
| V_{O} | Voltage range applied to any output in the high sta | -0.5 | $V_{CC} + 0.5$ | V | |
| | | SN54LVT162245A (B port) | | 96 | |
| I_{O} | Current into any output in the low state | SN74LVT162245A (B port) | | 128 | mA |
| | | A port | | 30 | |
| | | SN54LVT162245A (B port) | | 48 | |
| Io | Current into any output in the high state (3) | SN74LVT162245A (B port) | | 64 | mA |
| | | A port | | -0.5 7 -0.5 7 -0.5 V _{CC} + 0.5 96 128 30 48 | |
| I_{IK} | Input clamp current | V ₁ < 0 | | -50 | mA |
| I_{OK} | Output clamp current | V _O < 0 | | -50 | mA |
| | | DGG package | | 70 | |
| Δ | Package thermal impedance (4) | DL package | | 63 | °C/W |
| θ_{JA} | rackage thermal impedance (9 | GQL/ZQL package | | 42 | C/VV |
| | | GRD/ZRD package | | 36 | |
| T_{stg} | Storage temperature range | | -65 | 150 | °C |

⁽¹⁾ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

Recommended Operating Conditions⁽¹⁾

| | | | SN54LVT162 | 245A ⁽²⁾ | SN74LVT1 | 62245A | LINUT |
|--------------------------|------------------------------------|-----------------|------------|---------------------|----------|--------|-------|
| | | | MIN | MAX | MIN | MAX | UNIT |
| V _{CC} | Supply voltage | | 2.7 | 3.6 | 2.7 | 3.6 | V |
| V _{IH} | High-level input voltage | | 2 | | 2 | | V |
| V _{IL} | Low-level input voltage | | | 0.8 | | 0.8 | V |
| VI | Input voltage | | | 5.5 | | 5.5 | V |
| | High lavel output ourrent | A port | | -12 | | -12 | A |
| I _{OH} | High-level output current | B port | | -24 | | -32 | mA |
| | Laurianal antoni anno at | A port | | 12 | | 12 | A |
| I _{OL} | Low-level output current | B port | | 48 | | 64 | mA |
| Δt/Δν | Input transition rise or fall rate | Outputs enabled | | 10 | | 10 | ns/V |
| $\Delta t/\Delta V_{CC}$ | Power-up ramp rate | | 200 | | 200 | | μs/V |
| T _A | Operating free-air temperature | | -55 | 125 | -40 | 85 | °C |

⁽¹⁾ All unused or driven (floating) data inputs (I/Os) of the device must be held at logic HIGH or LOW (preferably V_{CCI} or GND) to ensure proper device operation and minimize power. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

 ⁽³⁾ This current flows only when the output is in the high state and V_O > V_{CC}.
 (4) The package thermal impedance is calculated in accordance with JESD 51-7.

⁽²⁾ Product preview



SCBS714D-FEBRUARY 2000-REVISED NOVEMBER 2006

Electrical Characteristics


over recommended operating free-air temperature range (unless otherwise noted)

| DADA | METER | TEST COL | IDITIONS | SN54L\ | /T162245 <i>A</i> | A (1) | SN54L | .VT16224 | 5A | LINUT |
|---------------------------------|----------------------------|--|-----------------------------|-----------------------|--------------------|---------------------|-----------------------|--------------------|------|-------|
| PARA | METER | TEST COM | NDITIONS | MIN | TYP ⁽²⁾ | MAX | MIN | TYP ⁽²⁾ | MAX | UNIT |
| V _{IK} | | $V_{CC} = 2.7 \text{ V},$ | I _I = -18 mA | | | -1.2 | | | -1.2 | V |
| | A nort | $V_{CC} = 2.7 \text{ V to } 3.6 \text{ V},$ | $I_{OH} = -100 \ \mu A$ | V _{CC} - 0.2 | | | V _{CC} - 0.2 | | | |
| | A port | $V_{CC} = 3 V$, | I _{OH} = −12 mA | 2 | | | 2 | | | |
| V | | $V_{CC} = 2.7 \text{ V to } 3.6 \text{ V},$ | $I_{OH} = -100 \mu A$ | V _{CC} - 0.2 | | | V _{CC} - 0.2 | | | V |
| V_{OH} | Dt | $V_{CC} = 2.7 \text{ V},$ | $I_{OH} = -8 \text{ mA}$ | 2.4 | | | 2.4 | | | V |
| | B port | V 2.V | $I_{OH} = -24 \text{ mA}$ | 2 | | | | | | |
| | | V _{CC} = 3 V | $I_{OH} = -32 \text{ mA}$ | | | | 2 | | | |
| | At | $V_{CC} = 2.7 \text{ V to } 3.6 \text{ V},$ | I _{OL} = 100 μA | | | 0.2 | | | 0.2 | |
| | A port | V _{CC} = 3 V, | I _{OL} = 12 mA | | | 0.8 | | | 0.8 | |
| | | V 07.V | I _{OL} = 100 μA | | | 0.2 | | | 0.2 | |
| ., | | V _{CC} = 2.7 V | I _{OL} = 24 mA | | | 0.5 | | | 0.5 | |
| V_{OL} | Dt | | I _{OL} = 16 mA | | | 0.4 | | | 0.4 | V |
| | B port | V 2.V | I _{OL} = 32 mA | | | 0.5 | | | 0.5 | |
| | | V _{CC} = 3 V | I _{OL} = 48 mA | | | 0.55 | | | | |
| | | | I _{OL} = 64 mA | | | | | | 0.55 | |
| | Control | $V_{CC} = 3.6 \text{ V},$ | $V_I = V_{CC}$ or GND | | | ±1 | | | ±1 | |
| | inputs | $V_{CC} = 0 \text{ or } 3.6 \text{ V},$ | V _I = 5.5 V | | | 10 | | | 10 | |
| I | | | V _I = 5.5 V | | | 20 | | | 20 | μΑ |
| | A or B port ⁽³⁾ | $V_{CC} = 3.6 \text{ V}$ | $V_I = V_{CC}$ | | | 5 | | | 5 | |
| | Port | | V _I = 0 | | | -10 | | | -10 | |
| I _{off} | | $V_{CC} = 0$, | V_I or $V_O = 0$ to 4.5 V | | | | | | ±100 | μΑ |
| I _{OZPU} | | $\frac{V_{CC}}{OE}$ = 0 to 1.5 V, V_{O} = 0 | 0.5 V to 3 V, | | | ±100 ⁽⁴⁾ | | | ±100 | μΑ |
| I _{OZPD} | | $\frac{V_{CC}}{OE}$ = 1.5 to 0 V, V_{O} = $\frac{V_{CC}}{OE}$ = don't care | 0.5 V to 3 V, | | | ±100 ⁽⁴⁾ | | | ±100 | μΑ |
| | | V _{CC} = 3.6 V, | Outputs high | | | 0.19 | | | 0.19 | |
| I_{CC} | | $I_{\Omega} = 0$, | Outputs low | | | 5 | | | 5 | mA |
| | | $V_I = V_{CC}$ or GND | Outputs disabled | | | 0.19 | | | 0.19 | |
| ΔI _{CC} ⁽⁵⁾ | | V_{CC} = 3 V to 3.6 V, One input at V_{CC} – 0.6 Other inputs at V_{CC} or 0 | V, GND | | | 0.3 | | | 0.2 | mA |
| Ci | | V _I = 3 V or 0 | | | 4 | | | 4 | | pF |
| C _{io} | | $V_0 = 3 \text{ V or } 0$ | | | 10 | | | 10 | | pF |

⁽¹⁾ Product preview

All typical values are at V_{CC} = 3.3 V, T_A = 25°C.
 Unused pins at V_{CC} or GND
 On products compliant to MIL-PRF-38535, this parameter is not production tested.
 This is the increase in supply current for each input that is at the specified TTL voltage level, rather than V_{CC} or GND.

SN54LVT162245A, **SN74LVT162245A 3.3-V ABT 16-BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS**





Switching Characteristics


over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)

| | | | SN | 54LVT10 | 52245A ⁽¹ |) | | SN74LV | /T1622 | 45A | |
|---------------------|-----------------|----------------|------------------------------|---------|-------------------------|-----|------------------------------|--------------------|--------|-------------------------|------|
| PARAMETER | FROM (INPUT) | TO (OUTPUT) | V _{CC} = 3 ± 0.3 | | V _{CC} = 2.7 V | | V_{CC} = 3.3 V \pm 0.3 V | | 1 | V _{CC} = 2.7 V | UNIT |
| | | | MIN | MAX | MIN | MAX | MIN | TYP ⁽²⁾ | MAX | MIN MAX | |
| t _{PLH} | Α | В | 1 | 3.5 | | 4 | 1 | 2.3 | 3.3 | 3.7 | ns |
| t _{PHL} | A | Ь | 1 | 3.5 | | 3.9 | 1 | 2.2 | 3.3 | 3.5 | 115 |
| t _{PLH} | В | A | 1 | 4.3 | | 5.3 | 1 | 2.8 | 4 | 4.6 | ns |
| t _{PHL} | В | ^ | 1 | 4.2 | | 4.5 | 1 | 2.5 | 3.4 | 3.6 | 115 |
| t _{PZH} | ŌĒ | В | 1 | 4.8 | | 5.9 | 1 | 2.8 | 4.6 | 5.4 | ns |
| t _{PZL} | OE | Б | 1 | 4.8 | | 5.5 | 1 | 3 | 4.6 | 5.2 | 113 |
| t _{PZH} | ŌĒ | A | 1 | 5.5 | | 7.2 | 1 | 3.3 | 5.3 | 6.3 | ns |
| t _{PZL} | OL | A | 1 | 5.4 | | 6.4 | 1 | 3.3 | 5.1 | 5.8 | 115 |
| t _{PHZ} | ŌĒ | В | 1.5 | 5.5 | | 5.8 | 1.5 | 3.8 | 5.2 | 5.5 | ns |
| t _{PLZ} | OE | Ь | 1.5 | 5.5 | | 5.8 | 1.5 | 3.5 | 5.1 | 5.4 | 115 |
| t _{PHZ} | ŌĒ | A | 1.5 | 5.8 | | 6.5 | 1.5 | 4 | 5.6 | 5.9 | nc |
| t _{PLZ} | OL | A | 1.2 | 6.3 | | 6.3 | 1.5 | 3.8 | 5.5 | 5.5 | ns |
| t _{sk(LH)} | | | | | | | | | 0.5 | | ns |
| t _{sk(HL)} | | | | | | | | | 0.5 | | 115 |

⁽¹⁾ Product preview (2) All typical values are at V_{CC} = 3.3 V, T_A = 25°C.



PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_{O} = 50~\Omega$, $t_{f} \leq$ 2.5 ns, $t_{f} \leq$ 2.5 ns.
- D. The outputs are measured one at a time, with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms







PACKAGING INFORMATION

| Orderable Device | Status (1) | Package Type | Package Drawing | Pins | Package Qty | e Eco Plan ⁽²⁾ | Lead/Ball Finish | MSL Peak Temp ⁽³⁾ |
|--------------------|------------|----------------------------------|--------------------|------|----------------|----------------------------|------------------|------------------------------|
| 74LVT162245ADGGRE4 | ACTIVE | TSSOP | DGG | 48 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| 74LVT162245ADGGRG4 | ACTIVE | TSSOP | DGG | 48 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| 74LVT162245ADLRG4 | ACTIVE | SSOP | DL | 48 | 1000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| SN74LVT162245ADGGR | ACTIVE | TSSOP | DGG | 48 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| SN74LVT162245ADL | ACTIVE | SSOP | DL | 48 | 25 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| SN74LVT162245ADLG4 | ACTIVE | SSOP | DL | 48 | 25 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| SN74LVT162245ADLR | ACTIVE | SSOP | DL | 48 | 1000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| SN74LVT162245AGQLR | NRND | BGA MI CROSTA R JUNI OR | GQL | 56 | 1000 | TBD | SNPB | Level-1-240C-UNLIM |
| SN74LVT162245AGRDR | ACTIVE | BGA MI CROSTA R JUNI OR | GRD | 54 | 1000 | TBD | SNPB | Level-1-240C-UNLIM |
| SN74LVT162245AZQLR | ACTIVE | BGA MI CROSTA R JUNI OR | ZQL | 56 | 1000 | Green (RoHS & no Sb/Br) | SNAGCU | Level-1-260C-UNLIM |
| SN74LVT162245AZRDR | ACTIVE | BGA MI CROSTA R JUNI OR | ZRD | 54 | 1000 | Green (RoHS & no Sb/Br) | SNAGCU | Level-1-260C-UNLIM |

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.



PACKAGE OPTION ADDENDUM

18-Sep-2008

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.




TAPE AND REEL INFORMATION



TAPE DIMENSIONS KO P1 BO W Cavity AO

| A0 | Dimension designed to accommodate the component width |
|----|---|
| B0 | Dimension designed to accommodate the component length |
| K0 | Dimension designed to accommodate the component thickness |
| W | Overall width of the carrier tape |
| P1 | Pitch between successive cavity centers |

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

| Device | Package | Package | Pins | SPQ | Reel | Reel | A0 (mm) | B0 (mm) | K0 (mm) | P1 | W | Pin1 |
|--------------------|----------------------------------|---------|------|------|----------|------|---------|---------|---------|------|------|----------|
| 201100 | Type | Drawing | | | Diameter | | , , | 20 () | () | (mm) | | Quadrant |
| SN74LVT162245ADGGR | TSSOP | DGG | 48 | 2000 | 330.0 | 24.4 | 8.6 | 15.8 | 1.8 | 12.0 | 24.0 | Q1 |
| SN74LVT162245ADLR | SSOP | DL | 48 | 1000 | 330.0 | 32.4 | 11.35 | 16.2 | 3.1 | 16.0 | 32.0 | Q1 |
| SN74LVT162245AGQLR | BGA MI CROSTA R JUNI OR | GQL | 56 | 1000 | 330.0 | 16.4 | 4.8 | 7.3 | 1.45 | 8.0 | 16.0 | Q1 |
| SN74LVT162245AGRDR | BGA MI CROSTA R JUNI OR | GRD | 54 | 1000 | 330.0 | 16.4 | 5.8 | 8.3 | 1.55 | 8.0 | 16.0 | Q1 |
| SN74LVT162245AZQLR | BGA MI CROSTA R JUNI OR | ZQL | 56 | 1000 | 330.0 | 16.4 | 4.8 | 7.3 | 1.45 | 8.0 | 16.0 | Q1 |
| SN74LVT162245AZRDR | BGA MI CROSTA R JUNI OR | ZRD | 54 | 1000 | 330.0 | 16.4 | 5.8 | 8.3 | 1.55 | 8.0 | 16.0 | Q1 |






*All dimensions are nomina

| All dimensions are nominal | | | | | | | |
|----------------------------|-------------------------|-----------------|------|------|-------------|------------|-------------|
| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
| SN74LVT162245ADGGR | TSSOP | DGG | 48 | 2000 | 346.0 | 346.0 | 41.0 |
| SN74LVT162245ADLR | SSOP | DL | 48 | 1000 | 346.0 | 346.0 | 49.0 |
| SN74LVT162245AGQLR | BGA MICROSTAR JUNIOR | GQL | 56 | 1000 | 346.0 | 346.0 | 33.0 |
| SN74LVT162245AGRDR | BGA MICROSTAR JUNIOR | GRD | 54 | 1000 | 346.0 | 346.0 | 33.0 |
| SN74LVT162245AZQLR | BGA MICROSTAR JUNIOR | ZQL | 56 | 1000 | 346.0 | 346.0 | 33.0 |
| SN74LVT162245AZRDR | BGA MICROSTAR JUNIOR | ZRD | 54 | 1000 | 346.0 | 346.0 | 33.0 |

GQL (R-PBGA-N56)

PLASTIC BALL GRID ARRAY




NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MO-285 variation BA-2.
- D. This package is tin-lead (SnPb). Refer to the 56 ZQL package (drawing 4204437) for lead-free.



ZQL (R-PBGA-N56)

PLASTIC BALL GRID ARRAY



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MO-285 variation BA-2.
- D. This package is lead-free. Refer to the 56 GQL package (drawing 4200583) for tin-lead (SnPb).



DL (R-PDSO-G**)

48 PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MO-118

DGG (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

48 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.


B. This drawing is subject to change without notice.

C. Body dimensions do not include mold protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

GRD (R-PBGA-N54)

PLASTIC BALL GRID ARRAY



 $\hbox{NOTES:} \quad \hbox{A. All linear dimensions are in millimeters.}$

B. This drawing is subject to change without notice.


Falls within JEDEC MO-205 variation DD.

D. This package is tin-lead (SnPb). Refer to the 54 ZRD package (drawing 4204760) for lead-free.



ZRD (R-PBGA-N54)

PLASTIC BALL GRID ARRAY



 $\hbox{NOTES:} \quad \hbox{A. All linear dimensions are in millimeters.}$

- B. This drawing is subject to change without notice.
- Falls within JEDEC MO-205 variation DD.
- D. This package is lead-free. Refer to the 54 GRD package (drawing 4204759) for tin-lead (SnPb).



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products Amplifiers amplifier.ti.com Data Converters dataconverter.ti.com DSP dsp.ti.com Clocks and Timers www.ti.com/clocks Interface interface.ti.com Logic logic.ti.com Power Mgmt power.ti.com Microcontrollers microcontroller.ti.com www.ti-rfid.com RF/IF and ZigBee® Solutions www.ti.com/lprf

| Applications | |
|--------------------|---------------------------|
| Audio | www.ti.com/audio |
| Automotive | www.ti.com/automotive |
| Broadband | www.ti.com/broadband |
| Digital Control | www.ti.com/digitalcontrol |
| Medical | www.ti.com/medical |
| Military | www.ti.com/military |
| Optical Networking | www.ti.com/opticalnetwork |
| Security | www.ti.com/security |
| Telephony | www.ti.com/telephony |
| Video & Imaging | www.ti.com/video |
| Wireless | www.ti.com/wireless |

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2008, Texas Instruments Incorporated