CD4016B Types

CMOS Quad Bilateral Switch

For Transmission or Multiplexing
of Analog or Digital Signals

High-Voltage Types (20-Volt Rating)

■ CD4016B Series types are quad bilateral switches intended for the transmission or multiplexing of analog or digital signals. Each of the four independent bilateral switches has a single control signal input which simultaneously biases both the p and n device in a given switch on or off.

The CD4016 "B" Series types are supplied in 14-lead hermetic dual-in-line ceramic packages (F3A suffix), 14-lead dual-in-line plastic packages (E suffix), 14-lead small-outline packages (M, MT, M96, and NSR suffixes), and 14-lead thin shrink small-outline packages (PW and PWR suffixes).

Features:

■ 20-V digital or ± 10-V peak-to-peak switching
■ 280-Ω typical on-state resistance for 15-V operation
■ Switch on-state resistance matched to within 10 Ω typ. over 15-V signal-input range
■ High on/off output-voltage ratio:
  65 dB typ. @ f_{is} = 10 kHz, R_L = 10 kΩ
■ High degree of linearity: <0.5% distortion typ. @ f_{is} = 1 kHz, V_{is} = 5 V_{p-p}, $V_{DD}-V_{SS}$ ≥ 10 V, R_L = 10 kΩ
■ Extremely low off-state switch leakage resulting in very low offset current and high effective off-state resistance:
  100 pA typ. @ $V_{DD}-V_{SS}$=18 V, T_A=25°C
■ Extremely high control input impedance (control circuit isolated from signal circuit: 10^{12} Ω typ.
■ Low crosstalk between switches:
  −50 dB typ. @ f_{is} = 0.9 MHz, R_L = 1 kΩ
■ Matched control-input to signal-output capacitance:
  Reduces output signal transients
■ Frequency response, switch on = 40 MHz (typ.)
■ 100% tested for quiescent current at 20 V
■ Maximum control input current of 1 μA at 18 V over full package temperature range; 100 nA at 18 V at 25°C
■ 5-V, 10-V, and 15-V parametric ratings

Applications:

■ Analog signal switching/multiplexing
  Signal gating   ■ Modulator
  Squelch control   ■ Demodulator
  Chopper   ■ Commutating switch
■ Digital signal switching/multiplexing
■ CMOS logic implementation
■ Analog-to-digital & digital-to-analog conversion
■ Digital control of frequency, impedance, phase, and analog-signal gain

Terminal Assignment

TOP VIEW   92CS-24458

Schematic diagram - 1 of 4 identical sections.

Functional Diagram

RECOMMENDED OPERATING CONDITIONS
For maximum reliability, nominal operating conditions should be selected so that operation is always within the following range:

CHARACTERISTIC	LIMITS		UNITS
	Min.	Max.	
Supply Voltage Range (For T_A = Full Package Temperature Range)	3	18	V

MAXIMUM RATINGS, Absolute-Maximum Values:
DC SUPPLY-VOLTAGE RANGE, (V_{DD})
  Voltages referenced to V_{SS} Terminal) .... −0.5V to +20V
INPUT VOLTAGE RANGE, ALL INPUTS .... −0.5V to V_{DD} +0.5V
DC INPUT CURRENT, ANY ONE INPUT .... ±10mA
POWER DISSIPATION PER PACKAGE (P_D):
  For T_A = −55°C to +100°C 500mW
  For T_A = +100°C to +125°C .... Derate Linearity at 12mW/°C to 200mW
DEVICE DISSIPATION PER OUTPUT TRANSISTOR
  FOR T_A = FULL PACKAGE-TEMPERATURE RANGE (All Package Types) 100mW
OPERATING-TEMPERATURE RANGE (T_A) .... −55°C to +125°C
STORAGE TEMPERATURE RANGE (T_{stg}) .... −65°C to +150°C
LEAD TEMPERATURE (DURING SOLDERING):
  At distance 1/16 ± 1/32 inch (1.59 ± 0.79mm) from case for 10s max .... +265°C


Fig. 1— Typ. on-state characteristics for 1 of 4 switches with V_{DD} = +15 V, V_{SS} = 0 V.

Fig. 2— Typ. on-state characteristics for 1 of 4 switches with V_{DD} = +10 V, V_{SS} = 0 V.

ELECTRICAL CHARACTERISTICS

| CHARACTERISTIC	TEST CONDITIONS		V_IN (V)	V_DD (V)	LIMITS AT INDICATED TEMPERATURES (°C)				+25		UNITS
					−55	−40	+85	+125	Typ.	Max.	
Quiescent Device Current, I_{DD}			0,5	5	0.25	0.25	7.5	7.5	0.01	0.25	μA
			0,10	10	0.5	0.5	15	15	0.01	0.5	
			0,15	15	1	1	30	30	0.01	1	
			0,20	20	5	5	150	150	0.02	5	
Signal Inputs (V_{is}) and Output (V_{os})											
On-State Resistance, r_{on} Max.	$V_C = V_{DD}$ $R_L = 10k\Omega$ Returned to $\frac{V_{DD} - V_{SS}}{2}$	$V_{is} = V_{DD}$ or V_{SS}		10	600	610	840	960	–	660	Ω
		$V_{is} = 4.75$ to 5.75 V		10	1870	1900	2380	2600	–	2000	
		$V_{is} = V_{DD}$ or V_{SS}		15	360	370	520	600	–	400	
		$V_{is} = 7.25$ to 7.75 V		15	775	790	1080	1230	–	850	
ΔOn-State Resistance Between Any 2 Switches, Δr_{on}	$R_L = 10 k\Omega$, $V_C = V_{DD}$			5	–	–	–	–	15	–	Ω
				10	–	–	–	–	10	–	
				15	–	–	–	–	5	–	
Total Harmonic Distortion, THD	$V_C = V_{DD} = 5$ V, $V_{SS} = −5$ V, $V_{is(p-p)} = 5$ V (Sine wave centered on 0 V) $R_L = 10$ kΩ, $f_{is} = 1$ kHz sine wave				–	–	–	–	0.4	–	%
−3dB Cutoff Frequency (Switch on)	$V_C = V_{DD} = 5$ V, $V_{SS} = −5$ V, $V_{is(p-p)} = 5$ V (Sine wave centered on 0 V) $R_L = 1$ kΩ.				–	–	–	–	40	–	MHz
−50dB Feedthrough Frequency (Switch off)	$V_C = V_{SS} = −5$ V, $V_{is(p-p)} = 5$ V (Sine wave centered on 0 V) $R_L = 1$ kΩ				–	–	–	–	1.25	–	MHz
Input/Output Leakage Current (Switch off) I_{is} Max.	$V_C = 0$ V $V_{is} = 18$ V, $V_{os} = 0$ V; $V_{is} = 0$ V, $V_{os} = 18$ V			18	±0.1	±0.1	±1	±1	10^{-4}	±0.1	μA
−50 dB Crosstalk Frequency	$V_C(A) = V_{DD} = +5$ V, $V_C(B) = V_{SS} = −5$ V, $V_{is}(A) = 5$ V$_{p-p}$, 50 Ω source $R_L = 1$ kΩ				–	–	–	–	0.9	–	MHz
Propagation Delay (Signal Input to Signal Output) t_{pd}	$R_L = 200$ kΩ $V_C = V_{DD}$, $V_{SS} = GND$, $C_L = 50$ pF $V_{is} = $ Square Wave 0 to V_{DD} $t_r, t_f = 20$ ns			5	–	–	–	–	40	100	ns
				10	–	–	–	–	20	40	
				15	–	–	–	–	15	30	
Capacitance: Input, C_{is}	$V_{DD} = +5$ V $V_C = V_{SS} = −5$ V				–	–	–	–	4	–	pF
Output, C_{os}					–	–	–	–	4	–	
Feedthrough, C_{ios}					–	–	–	–	0.2	–	

Fig. 3—Typ. on-state characteristics for 1 of 4 switches with $V_{DD} = +5$ V, $V_{SS} = 0$ V.


Fig. 4—Typ. on-state characteristics for 1 of 4 switches with $V_{DD} = +7.5$ V, $V_{SS} = −7.5$ V.

Fig. 5—Typ. on-state characteristics for 1 of 4 switches with $V_{DD} = +5$ V, $V_{SS} = −5$ V.

Fig. 6—Typ. on-state characteristics for 1 of 4 switches with $V_{DD} = +2.5$ V, $V_{SS} = −2.5$ V.

3

COMMERCIAL CMOS HIGH VOLTAGE ICs

ELECTRICAL CHARACTERISTICS (cont'd)

CHARACTERISTIC	TEST CONDITIONS	V_{DD} (V)	\-55	\-40	+85	+125	+25 Typ.	+25 Max.	UNITS
Control (V_C)									
Control Input Low Voltage, V_{ILC} (Max.)	$|I_{is}| < 10 \mu A$ $V_{is} = V_{SS}, V_{OS} = V_{DD}$ and $V_{is} = V_{DD}, V_{OS} = V_{SS}$	5,10, 15	0.9	0.9	0.4	0.4	–	0.7	V
Control Input High Voltage, V_{IHC}	See Fig. 10	5	colspan		3.5 (Min.)				V
		10			7 (Min.)				
		15			11 (Min.)				
Input Current, I_{IN} (Max.)	$V_{is} \leqslant V_{DD}$ $V_{DD} - V_{SS} = 18 V$ $V_{CC} \leqslant V_{DD} - V_{SS}$	18	±0.1	±0.1	±1	±1	±10^{-5}	±0.1	μA
Crosstalk (Control Input to Signal Output)	$V_C = 10 V$ (Sq. Wave) $t_r, t_f = 20 ns$ $R_L = 10 k\Omega$	10	–	–	–	–	50	–	mV
Turn-On Propagation Delay	$t_r, t_f = 20 ns$ $C_L = 50 pF$ $R_L = 1 k\Omega$	5	–	–	–	–	35	70	ns
		10	–	–	–	–	20	40	
		15	–	–	–	–	15	30	
Maximum Control Input Repetition Rate	$V_{is} = V_{DD}, V_{SS} = GND$, $R_L = 1 k\Omega$ to gnd, $C_L = 50 pF$, $V_C = 10 V$ (Square wave centered on 5 V) $t_r, t_f = 20 ns$, $V_{os} = \frac{1}{2} V_{os}$ @ 1 kHz	10	–	–	–	–	10	–	MHz
Input Capacitance, C_{IN}			–	–	–	–	5	7.5	μF

V_{DD} (V)	V_{is} (V)	Switch Input I_{is} (mA)						Switch Output V_{os} (V)	
		\-55°C	\-40°C	25°C*	25°C▲	+85°C	+125°C	Min.	Max.
5	0	0.25	0.2	0.2	0.16	0.12	0.14	–	0.4
5	5	\-0.25	\-0.2	\-0.2	\-0.16	\-0.12	\-0.14	4.6	–
10	0	0.62	0.5	0.5	0.4	0.3	0.35	–	0.5
10	10	\-0.62	\-0.5	\-0.5	\-0.4	\-0.3	\-0.35	9.5	–
15	0	1.8	1.4	1.5	1.2	1	1.1	–	1.5
15	15	\-1.8	\-1.4	\-1.5	\-1.2	\-1	\-1.1	13.5	–

* Plastic package   ▲ Ceramic package

$$r_{on} = \frac{|V_{is} - V_{os}|}{|I_{is}|}$$

Fig. 10— Determination of r_{on} as a test condition for control input high voltage (V_{IHC}) specification.

Fig. 7— Typ. on-state characteristics as a function of temp. for 1 of 4 switches with $V_{DD} = +5 V$, $V_{SS} = -5 V$.

Fig. 8 — Typ. feedthru vs. frequency — switch off.

Fig. 9— Typical crosstalk between switch circuits in the same package.

Fig. 11 — Typical frequency response — switch on.

TYPICAL ON-STATE RESISTANCE CHARACTERISTICS, $T_A = 25°C$

CHARAC-TERISTIC*	SUPPLY CONDITIONS		LOAD CONDITIONS					
			$R_L = 1k\Omega$		$R_L = 10k\Omega$		$R_L = 100k\Omega$	
	V_{DD} (V)	V_{SS} (V)	VALUE (Ω)	V_{is} (V)	VALUE (Ω)	V_{is} (V)	VALUE (Ω)	V_{is} (V)
r_{on}	+15	0	200	+15	200	+15	180	+15
			200	0	200	0	200	0
r_{on} (max.)	+15	0	300	+11	300	+9.3	320	+9.2
r_{on}	+10	0	290	+10	250	+10	240	+10
			290	0	250	0	300	0
r_{on} (max.)	+10	0	500	+7.4	560	+5.6	610	+5.5
r_{on}	+ 5	0	860	+ 5	470	+ 5	450	+ 5
			600	0	580	0	800	0
r_{on} (max.)	+ 5	0	1.7k	+4.2	7k	+2.9	33k	+2.7
r_{on}	+7.5	−7.5	200	+7.5	200	+7.5	180	+7.5
			200	−7.5	200	−7.5	180	−7.5
r_{on} (max.)	+7.5	−7.5	290	±0.25	280	±25	400	±0.25
r_{on}	+ 5	− 5	260	+ 5	250	+ 5	240	+ 5
			310	− 5	250	− 5	240	− 5
r_{on} (max.)	+ 5	− 5	600	±0.25	580	±0.25	760	±0.25
r_{on}	+2.5	−2.5	590	+2.5	450	+2.5	490	+2.5
			720	−2.5	520	−2.5	520	−2.5
r_{on} (max.)	+2.5	−2.5	232k	±0.25	300k	±0.25	870k	±0.25

* Variation from a perfect switch, $r_{on} = 0 \Omega$.

ALL UNUSED TERMINALS ARE CONNECTED TO V_{SS}

92CS-27667

Fig. 12 – Off-state switch input or output leakage current test circuit.

ALL UNUSED TERMINALS ARE CONNECTED TO V_{SS}

92CS-27668

Fig. 13 – Test circuit for square-wave response.

3

COMMERCIAL CMOS HIGH VOLTAGE ICs

SCALE: X = 0.2 ms/DIV Y = 2.0 V/DIV
$V_{DD} = V_C = +7.5V$, $V_{SS} = -7.5V$, $R_L = 10K\Omega$
$C_L = 15 pF$
$f_{IS} = 1 KHz$ $V_{IS} = 5V$ p-p
DISTORTION = 0.2 %

92CS-27612

Fig. 14 – Typical sine wave response of $V_{DD} = +7.5 V$, $V_{SS} = -7.5 V$.

SCALE: X = 0.2 ms/DIV Y = 2.0 V/DIV
$V_{DD} = V_C = +5 V$, $V_{SS} = -5 V$, $R_L = 10K\Omega$
$C_L = 15 pF$
$f_{IS} = 1 KHz$ $V_{IS} = 5 V$ p-p
DISTORTION = 0.4 %

92CS-27613

Fig. 15 – Typical sine wave response of $V_{DD} = +5 V$, $V_{SS} = -5 V$.

SCALE: X = 0.2 ms/DIV Y = 2.0 V/DIV
$V_{DD} = V_C = +2.5V$, $V_{SS} = -2.5V$, $R_L = 10K\Omega$
$C_L = 15 pF$
$f_{IS} = 1 KHz$ $V_{IS} = 5V$ p-p
DISTORTION = 3 %

92CS-27614

Fig. 16 – Typical sine wave response of $V_{DD} = +2.5 V$, $V_{SS} = -2.5 V$.

SCALE: X = 100 ns/DIV
Y = 5.0 V/DIV

92CS-27615

Fig. 17 – Typical square wave response at $V_{DD} = V_C = +15 V$, $V_{SS} = Gnd.$

SCALE: X = 100 ns/DIV
Y = 5.0 V/DIV

92CS-27616

Fig. 18 – Typical square wave response at $V_{DD} = V_C = +10 V$, $V_{SS} = Gnd.$

SCALE: X = 100 ns/DIV
Y = 2 V/DIV

92CS-27617

*Fig. 19 – Typical square wave response at $V_{DD} = V_C = +5 V$, $V_{SS} = Gnd.$*

ALL UNUSED TERMINALS ARE CONNECTED TO V_{SS}

92CS-27669

(a)

V_C - 10V PER DIV.
V_{OS} - 0.2V PER DIV
t - 100ns PER DIV

V_{OS} WITH TEST UNIT (1 SWITCH OF CD4016A PLUGGED IN TEST FIXTURE)

V_{OS} FIXTURE ALONE (NO UNIT TERM 5 TO 3 OF SOCKET)

92CS-27618

(b)

Fig.20 — Crosstalk-control input to signal output.

ALL UNUSED TERMINALS ARE CONNECTED TO V_{SS}

92CS-27670R1

Fig.21 — Propagation delay time signal input (V_{IS}) to signal output (V_{OS}).

ALL UNUSED TERMINALS ARE CONNECTED TO V_{SS}

92CS-27671R1

Fig. 22 — Max. control-input repetition rate.

SWITCH THRESHOLD VOLTAGE IS DEFINED AS THE VOLTAGE APPLIED TO A TRANSMISSION GATE CONTROL WHICH CAUSES 10 μA OF TRANSMISSION GATE CURRENT.

92CS-27672

Fig.23 — Switch threshold voltage.

MEASURED ON BOONTON CAPACITANCE BRIDGE MODEL 75A (1 MHz)

$V_C = -5V$
$V_{SS} = -5V$
$V_{DD} = +5V$

ALL UNUSED TERMINALS ARE CONNECTED TO V_{SS}

92CS-27622

Fig.24 — Capacitance C_{IOS} and C_{OS}.

ALL UNUSED TERMINALS ARE CONNECTED TO V_{SS}

92CM-28308

Fig.25 — Turn-On propagation delay-control input.

Dimensions and pad layout for CD4016BH

53—61
(1.347—1.549)

4—10
(0.102—0.254)

49—57
(1.245—1.447)

92CS-35063

Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils (10^{-3} inch).

PACKAGING INFORMATION

Orderable Device	Status [1]	Package Type	Package Drawing	Pins	Package Qty	Eco Plan [2]	Lead/Ball Finish	MSL Peak Temp [3]
5962-9064001CA	ACTIVE	CDIP	J	14	1	TBD	A42	N / A for Pkg Type
CD4016BE	ACTIVE	PDIP	N	14	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
CD4016BEE4	ACTIVE	PDIP	N	14	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
CD4016BF	ACTIVE	CDIP	J	14	1	TBD	A42	N / A for Pkg Type
CD4016BF3A	ACTIVE	CDIP	J	14	1	TBD	A42	N / A for Pkg Type
CD4016BM	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD4016BM96	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD4016BM96E4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD4016BM96G4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD4016BME4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD4016BMG4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD4016BMT	ACTIVE	SOIC	D	14	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD4016BMTE4	ACTIVE	SOIC	D	14	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD4016BMTG4	ACTIVE	SOIC	D	14	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD4016BNSR	ACTIVE	SO	NS	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD4016BNSRE4	ACTIVE	SO	NS	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD4016BNSRG4	ACTIVE	SO	NS	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD4016BPW	ACTIVE	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD4016BPWE4	ACTIVE	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD4016BPWG4	ACTIVE	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD4016BPWR	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD4016BPWRE4	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD4016BPWRG4	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM

[1] The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check
http://www.ti.com/productcontent for the latest availability information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements
for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered
at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and
package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS
compatible) as defined above.
Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame
retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder
temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is
provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the
accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take
reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on
incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited
information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI
to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

TAPE AND REEL INFORMATION

REEL DIMENSIONS

TAPE DIMENSIONS

A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE

*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CD4016BM96	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
CD4016BMT	SOIC	D	14	250	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
CD4016BNSR	SO	NS	14	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1
CD4016BPWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

TAPE AND REEL BOX DIMENSIONS

*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CD4016BM96	SOIC	D	14	2500	346.0	346.0	33.0
CD4016BMT	SOIC	D	14	250	346.0	346.0	33.0
CD4016BNSR	SO	NS	14	2000	346.0	346.0	33.0
CD4016BPWR	TSSOP	PW	14	2000	346.0	346.0	29.0

DIM \ PINS **	14	16	18	20
A	0.300 (7,62) BSC	0.300 (7,62) BSC	0.300 (7,62) BSC	0.300 (7,62) BSC
B MAX	0.785 (19,94)	.840 (21,34)	0.960 (24,38)	1.060 (26,92)
B MIN	—	—	—	—
C MAX	0.300 (7,62)	0.300 (7,62)	0.310 (7,87)	0.300 (7,62)
C MIN	0.245 (6,22)	0.245 (6,22)	0.220 (5,59)	0.245 (6,22)

B

14   8

1   7

0.065 (1,65)
0.045 (1,14)

C

0.005 (0,13) MIN

0.060 (1,52)
0.015 (0,38)

0.200 (5,08) MAX

Seating Plane

0.130 (3,30) MIN

0.026 (0,66)
0.014 (0,36)

0.100 (2,54)

A

0°−15°

0.014 (0,36)
0.008 (0,20)

4040083/F 03/03

NOTES: A. All linear dimensions are in inches (millimeters).
          B. This drawing is subject to change without notice.
          C. This package is hermetically sealed with a ceramic lid using glass frit.
          D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
          E. Falls within MIL STD 1835 GDIP1−T14, GDIP1−T16, GDIP1−T18 and GDIP1−T20.

N (R−PDIP−T**)
16 PINS SHOWN

PLASTIC DUAL−IN−LINE PACKAGE

PINS ** DIM	14	16	18	20
A MAX	0.775 (19,69)	0.775 (19,69)	0.920 (23,37)	1.060 (26,92)
A MIN	0.745 (18,92)	0.745 (18,92)	0.850 (21,59)	0.940 (23,88)
MS−001 VARIATION	AA	BB	AC	AD

C

A

16   9

0.260 (6,60)
0.240 (6,10)

1   8

0.070 (1,78)
0.045 (1,14) D

0.045 (1,14) D
0.030 (0,76)

0.020 (0,51) MIN

0.325 (8,26)
0.300 (7,62)

0.015 (0,38)

Gauge Plane

0.200 (5,08) MAX

Seating Plane

0.010 (0,25) NOM

0.125 (3,18) MIN

0.100 (2,54)

0.430 (10,92) MAX

0.021 (0,53)
0.015 (0,38)

⊕ 0.010 (0,25) Ⓜ

14/18 Pin Only
20 Pin vendor option D

4040049/E 12/2002

NOTES: A. All linear dimensions are in inches (millimeters).
         B. This drawing is subject to change without notice.
         C. Falls within JEDEC MS−001, except 18 and 20 pin minimum body length (Dim A).
         D. The 20 pin end lead shoulder width is a vendor option, either half or full width.

D (R−PDSO−G14) PLASTIC SMALL−OUTLINE PACKAGE

0.344 (8,75)
0.337 (8,55)
C

14 8

0.244 (6,20)
0.228 (5,80)

0.157 (4,00)
0.150 (3,80)
D

1 7

Pin 1
Index Area

0.050 (1,27)

0.020 (0,51)
0.012 (0,31)
⊕ 0.010 (0,25) Ⓜ

0.069 (1,75) Max

0.010 (0,25)
0.004 (0,10)

0.010 (0,25)
0.005 (0,13)

0.004 (0,10)

Gauge Plane

Seating Plane

0.010 (0,25) 0°−8°

0.050 (1,27)
0.016 (0,40)

4040047−4/K 06/10

NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.
C. Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 (0,15) per end.
D. Body width does not include interlead flash. Interlead flash shall not exceed .017 (0,43) per side.
E. Reference JEDEC MS−012 variation AB.

TEXAS INSTRUMENTS
www.ti.com

D (R−PDSO−G14)   PLASTIC SMALL OUTLINE

Example Board Layout
(Note C)

12x1,27

4,80

Stencil Openings
(Note D)

14x0,55

12x1,27

14x1,95

4,80

Example
Non Soldermask Defined Pad

Example
Pad Geometry
(See Note C)

0,60

2,00

Example
Solder Mask Opening
(See Note E)

0,07

All Around

4211283−3/B 09/10

NOTES: A.   All linear dimensions are in millimeters.
          B.   This drawing is subject to change without notice.
          C.   Publication IPC−7351 is recommended for alternate designs.
          D.   Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should
               contact their board assembly site for stencil design recommendations. Refer to IPC−7525 for other stencil recommendations.
          E.   Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

TEXAS
INSTRUMENTS
www.ti.com

MECHANICAL DATA

1,27

0,51
0,35

⊕ 0,25Ⓜ

14   8

5,60   8,20
5,00   7,40

1   7

A

0,15 NOM

Gage Plane

0°–10°

0,25

1,05
0,55

0,15
0,05

2,00 MAX

Seating Plane

⌓ 0,10

DIM \ PINS **	14	16	20	24
A MAX	10,50	10,50	12,90	15,30
A MIN	9,90	9,90	12,30	14,70

4040062/C 03/03

NOTES: A.   All linear dimensions are in millimeters.
         B.   This drawing is subject to change without notice.
         C.   Body dimensions do not include mold flash or protrusion, not to exceed 0,15.

PW (R-PDSO-G**)   **PLASTIC SMALL-OUTLINE PACKAGE**

14 PINS SHOWN

PINS ** DIM	8	14	16	20	24	28
A MAX	3,10	5,10	5,10	6,60	7,90	9,80
A MIN	2,90	4,90	4,90	6,40	7,70	9,60

4040064/F 01/97

NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
D. Falls within JEDEC MO-153

PW (R−PDSO−G14)   PLASTIC SMALL OUTLINE

Example Board Layout
(Note C)

12x0,65

5,60

Example
Non Soldermask Defined Pad

Example
Pad Geometry
(See Note C)

0,35

1,60

Example
Solder Mask Opening
(See Note E)

0,07
All Around

Stencil Openings
(Note D)

14x0,30

12x0,65

14x1,55

5,60

4211284−2/B 10/10

NOTES: A.   All linear dimensions are in millimeters.
         B.   This drawing is subject to change without notice.
         C.   Publication IPC−7351 is recommended for alternate designs.
         D.   Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should
              contact their board assembly site for stencil design recommendations. Refer to IPC−7525 for other stencil recommendations.
         E.   Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

TEXAS
INSTRUMENTS
www.ti.com