

# 16-BIT, 1.0 GSPS 2x-4x INTERPOLATING DUAL-CHANNEL DIGITAL-TO-ANALOG CONVERTER (DAC)

#### **FEATURES**

- 16-Bit Digital-to-Analog Converter (DAC)
- 1.0 GSPS Update Rate
- 16-Bit Wideband Input LVDS Data Bus
  - 8 Sample Input FIFO
  - Interleaved I/Q data for Dual-DAC Mode
- High Performance
  - 73 dBc ACLR WCDMA TM1 at 180 MHz
- 2x-32x Clock Multiplying PLL/VCO
- 2x or 4x Interpolation Filters
  - Stopband Transition 0.4-0.6 Fdata
  - Filters Configurable in Either Low-Pass or High-Pass Mode
    - Allows Selection of Higher Order Image
- Fs/4 Coarse Mixer
- On Chip 1.2 V Reference
- Differential Scalable Output: 2 to 20 mA
- Package: 64-Pin 9 × 9 mm QFN

#### **APPLICATIONS**

- Cellular Base Stations
- Broadband Wireless Access (BWA)
- WiMAX 802.16
- Fixed Wireless Backhaul
- Cable Modem Termination System (CMTS)

#### DESCRIPTION

The DAC5682Z is a dual-channel 16-bit 1.0 GSPS digital-to-analog converter (DAC) with wideband LVDS data input, integrated 2x/4x interpolation filters, on-board clock multiplier and internal voltage reference. The DAC5682Z offers superior linearity, noise, crosstalk and PLL phase noise performance.

The DAC5682Z integrates a wideband LVDS port with on-chip termination. Full-rate input data can be transferred to a single DAC channel, or half-rate and 1/4-rate input data can be interpolated by on-board 2x or 4x FIR filters. Each interpolation FIR is configurable in either Low-Pass or High-Pass mode, allowing selection of a higher order output spectral image. An on-chip delay lock loop (DLL) simplifies LVDS interfacing by providing skew control for the LVDS input data clock.

The DAC5682Z allows both complex or real output. An optional Fs/4 coarse mixer in complex mode provides coarse frequency upconversion and the dual DAC output produces a complex Hilbert Transform pair. An external RF quadrature modulator then performs the final single sideband up-conversion.

The DAC5682Z is characterized for operation over the industrial temperature range of -40°C to 85°C and is available in a 64-pin QFN package. Other single-channel members of the family include the interpolating DAC5681Z and non-interpolating DAC5681.

#### **ORDERING INFORMATION**

T <sub>A</sub>	ORDER CODE	PACKAGE DRAWING/TYPE <sup>(1)(2)(3)</sup>	TRANSPORT MEDIA	QUANTITY
40°C to 95°C	DAC5682ZIRGCT	RGC / 64QFN Quad Flatpack	Small Tape and Reel	250
–40°C to 85°C	DAC5682ZIRGCR	No-Lead	Large Tape and Reel	2000

- (1) Thermal Pad Size: 7,4 mm × 7,4 mm
- (2) MSL Peak Temperature: Level-3-260C-168 HR
- (3) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.






These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

# **FUNCTIONAL BLOCK DIAGRAM**





#### DAC5682Z RGC PACKAGE (TOP VIEW)



#### **TERMINAL FUNCTIONS**

TER	MINAL	1/0	DESCRIPTION
NAME	NO.	1/0	DESCRIPTION
AVDD	51, 54, 55, 59, 62	I	Analog supply voltage. (3.3V)
BIASJ	57	0	Full-scale output current bias. For 20mA full-scale output current, connect a 960 $\Omega$ resistor to GND.
CLKIN	2	1	Positive external clock input with a self-bias of approximately CLKVDD/2. With the clock multiplier PLL enabled, CLKIN provides lower frequency reference clock. If the PLL is disabled, CLKIN directly provides clock for DAC up to 1GHz.
CLKINC	3	I	Complementary external clock input. (See the CLKIN description)
CLKVDD	1	I	Internal clock buffer supply voltage. (1.8 V)
D[150]P	7, 11, 13, 15, 17, 19, 21, 23, 27, 29, 31, 33, 35, 37, 40, 42	ı	LVDS positive input data bits 0 through 15. Each positive/negative LVDS pair has an internal 100 Ω termination resistor. Order of bus can be reversed via <b>rev_bus</b> bit in CONFIG5 register. Data format relative to DCLKP/N clock is Double Data Rate (DDR) with two data samples input per DCLKP/N clock. In dual-channel mode, data for the A-channel is input while DCLKP is high.  D15P is most significant data bit (MSB) – pin 7 D0P is least significant data bit (LSB) – pin 42



# **TERMINAL FUNCTIONS (continued)**

TER	MINAL		DECCRIPTION
NAME	NO.	1/0	DESCRIPTION
D[150]N	8, 12, 14, 16, 18, 20, 22, 24, 28, 30, 32, 34, 36, 38, 41, 43	I	LVDS negative input data bits 0 through 15. (See D[15:0]P description above)  D15N is most significant data bit (MSB) – pin 8  D0N is least significant data bit (LSB) – pin 43
DCLKP	25	I	LVDS positive input clock. Unlike the other LVDS inputs, the DCLKP/N pair is self-biased to approximately DVDD/2 and does <b>not</b> have an internal termination resistor in order to optimize operation of the DLL circuit. See the "DLL Operation" section. For proper external termination, connect a 100 $\Omega$ resistor across LVDS clock source lines followed by series 0.01 $\mu$ F capacitors connected to each of DCLKP and DCLKN pins (see Figure 26). For best performance, the resistor and capacitors should be placed as close as possible to these pins.
DCLKN	26	I	LVDS negative input clock. (See the DCLKP description)
DVDD	10, 39, 50, 63	I	Digital supply voltage. (1.8 V)
EXTIO	56	I/O	Used as external reference input when internal reference is disabled (i.e., EXTLO connected to AVDD). Used as 1.2V internal reference output when EXTLO = GND, requires a 0.1 µF decoupling capacitor to AGND when used as reference output.
EXTLO	58	0	Connect to GND for internal reference, or AVDD for external reference.
GND	4, Thermal Pad	I	Pin 4 and the Thermal Pad located on the bottom of the QFN package is ground for AVDD, DVDD and IOVDD supplies.
IOUTA1	52	0	A-Channel DAC current output. An offset binary data pattern of 0x0000 at the DAC input results in a full scale current sink and the least positive voltage on the IOUTA1 pin. Similarly, a 0xFFFF data input results in a 0 mA current sink and the most positive voltage on the IOUTA1 pin. In single DAC mode, outputs appear on the IOUTA1/A2 pair only.
IOUTA2	53	0	A-Channel DAC complementary current output. The IOUTA2 has the opposite behavior of the IOUTA1 described above. An input data value of 0x0000 results in a 0mA sink and the most positive voltage on the IOUTA2 pin.
IOUTB1	61	0	B-Channel DAC current output. See the IOUTA1 description above.
IOUTB2	60	0	B-Channel DAC complementary current output. See the IOUTA2 description above.
IOVDD	9	I	Digital I/O supply voltage (3.3V) for pins RESETB, SCLK, SDENB, SDIO, SDO.
LPF	64	I	PLL loop filter connection. If not using the clock multiplying PLL, the LPF pin may be left open. Set both <b>PLL_bypass</b> and <b>PLL_sleep</b> control bits for reduced power dissipation.
RESETB	49	I	Resets the chip when low. Internal pull-up.
SCLK	47	I	Serial interface clock. Internal pull-down.
SDENB	48	1	Active low serial data enable, always an input to the DAC5682Z. Internal pull-up.
SDIO	46	I/O	Bi-directional serial interface data in 3-pin mode (default). In 4-pin interface mode (CONFIG5 sif4), the SDIO pin is an input only. Internal pull-down.
SDO	45	0	Uni-directional serial interface data in 4-pin mode (CONFIG5 sif4). The SDO pin is in high-impedance state in 3-pin interface mode (default), but can optionally be used as a status output pin via CONFIG14 SDO_func_sel(2:0). Internal pull-down.
SYNCP	5	ı	LVDS SYNC positive input data. The SYNCP/N LVDS pair has an internal 100 $\Omega$ termination resistor. By default, the <b>SYNCP/N input must be logic '1' to enable a DAC analog output</b> . See the <i>LVDS SYNCP/N Operation</i> paragraph for a detailed description.
SYNCN	6	I	LVDS SYNC negative input data.
VFUSE	44	I	Digital supply voltage. (1.8V) <b>Connect to DVDD pins for normal operation</b> . This supply pin is also used for factory fuse programming.



#### **ABSOLUTE MAXIMUM RATINGS**

over operating free-air temperature range (unless otherwise noted) (1)

		VALUE	UNIT
	DVDD <sup>(2)</sup>	-0.5 to 2.3	V
	VFUSE <sup>(2)</sup>	-0.5 to 2.3	V
Supply voltage range	CLKVDD <sup>(2)</sup>	-0.5 to 2.3	V
	AVDD <sup>(2)</sup>	-0.5 to 4	V
	IOVDD <sup>(2)</sup>	-0.5 to 4	V
	AVDD to DVDD	-2 to 2.6	V
	CLKVDD to DVDD	-0.5 to 0.5	V
	IOVDD to AVDD	-0.5 to 0.5	V
	D[150]P ,D[150]N, SYNCP, SYNCN (2)	-0.5 to DVDD + 0.5	V
Supply voltage range	DCLKP, DCLKN <sup>(2)</sup>	-0.3 to 2.1	V
	CLKIN, CLKINC <sup>(2)</sup>	-0.5 to CLKVDD + 0.5	V
	SDO, SDIO, SCLK, SDENB, RESETB (2)	-0.5 to IOVDD + 0.5	V
	IOUTA1/B1, IOUTA2/B2 (2)	-0.5 to AVDD + 0.5	V
	LPF, EXTIO, EXTLO, BIASJ <sup>(2)</sup>	-0.5 to AVDD + 0.5	V
Peak input current (any inp	out)	20	mA
Peak total input current (al	l inputs)	-30	mA
Operating free-air tempera	ture range, T <sub>A</sub> : DAC5682ZI	–40 To 85	°C
Storage temperature range	)	-65 To 150	°C

<sup>(1)</sup> Stresses beyond those listed under *absolute maximum ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of these or any other conditions beyond those indicated under *recommended operating conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### THERMAL CHARACTERISTICS

over operating free-air temperature range (unless otherwise noted)

	THERMAL CONDUCTIVITY	64ld QFN	UNIT
TJ	Maximum junction temperature (1)	125	°C
0	Theta junction-to-ambient (still air)	20	°C/W
$\theta_{JA}$	Theta junction-to-ambient (150 lfm)	16	-C/vv
$\theta_{JC}$	Theta junction-to-case	7	°C/W
$\theta_{\sf JP}$	Theta junction-to-pad	0.2	°C/W

(1) Air flow or heat sinking reduces  $\theta_{JA}$  and may be required for sustained operation at 85° under maximum operating conditions.

Copyright © 2007–2008, Texas Instruments Incorporated

<sup>(2)</sup> Measured with respect to GND.



# **ELECTRICAL CHARACTERISTICS — DC SPECIFICATION**

over operating free-air temperature range , AVDD = 3.3 V, CLKVDD = 1.8 V, IOVDD = 3.3 V, DVDD = 1.8 V, lout<sub>FS</sub> = 20 mA (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Resoluti	on		16			Bits
DC ACC	URACY <sup>(1)</sup>					
INL	Integral nonlinearity	1 LSB = IOUTFS/2 <sup>16</sup>		±4		LSB
DNL	Differential nonlinearity			±2		LOD
ANALOG	OUTPUT					
	Course gain linearity			±0.04		LSB
	Offset error	Mid code offset		0.01		%FSR
	Gain error	Without internal reference		1		%FSR
	Gain error	With internal reference		0.7		%FSR
	Gain mismatch	With internal reference, dual DAC	-2		2	%FSR
	Minimum full scale output current <sup>(2)</sup>			2		
	Maximum full scale output current (2)			20		mA
	Output Compliance range (3)	IOUTFS = 20 mA	AVDD -0.5V		AVDD + 0.5V	V
	Output resistance			300		kΩ
	Output capacitance			5		pF
REFERE	NCE OUTPUT					
$V_{ref}$	Reference voltage		1.14	1.2	1.26	V
	Reference output current <sup>(4)</sup>			100		nA
REFERE	NCE INPUT					
V <sub>EXTIO</sub>	Input voltage range		0.1		1.25	V
	Input resistance			1		МΩ
	0 11 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	CONFIG6: BiasLPF_A and BiasLPF_B = 1		95		
	Small signal bandwidth	CONFIG6: BiasLPF_A and BiasLPF_B = 0		472		kHz
	Input capacitance			100		pF
TEMPER	ATURE COEFFICIENTS					
	Offset drift			±1		ppm of FSR/°C
	Out a state	Without internal reference		±15		ppm of
	Gain drift	With internal reference		±30		FSR/°C
	Reference voltage drift			±8		ppm/°C
POWER	SUPPLY					
	Analog supply voltage, AVDD		3.0	3.3	3.6	V
	Digital supply voltage, DVDD		1.71	1.8	2.15	V
	Clock supply voltage, CLKVDD		1.71	1.8	2.15	V
	I/O supply voltage, IOVDD		3.0	3.3	3.6	V
I <sub>(AVDD)</sub>	Analog supply current			133		mA
I <sub>(DVDD)</sub>	Digital supply current	Marile 4 (halaw)		455		mA
I <sub>(CLKVDD)</sub>	Clock supply current	Mode 4 (below)		45		mA
I <sub>(IOVDD)</sub>	IO supply current			12		mA

<sup>1)</sup> Measured differential across IOUTA1 and IOUTA2 or IOUTB1 and IOUTB2 with 25  $\Omega$  each to AVDD.

Submit Documentation Feedback

Copyright © 2007–2008, Texas Instruments Incorporated

<sup>(2)</sup> Nominal full-scale current, loutFS, equals  $16 \times IBIAS$  current.

<sup>(3)</sup> The lower limit of the output compliance is determined by the CMOS process. Exceeding this limit may result in transistor breakdown, resulting in reduced reliability of the DAC5682Z device. The upper limit of the output compliance is determined by the load resistors and full-scale output current. Exceeding the upper limit adversely affects distortion performance and integral nonlinearity.

<sup>(4)</sup> Use an external buffer amplifier with high impedance input to drive any external load.



# **ELECTRICAL CHARACTERISTICS — DC SPECIFICATION (continued)**

over operating free-air temperature range , AVDD = 3.3 V, CLKVDD = 1.8 V, IOVDD = 3.3 V, DVDD = 1.8 V, lout<sub>FS</sub> = 20 mA (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
I <sub>(AVDD)</sub>	Sleep mode, AVDD supply current			1.0		mA
I <sub>(DVDD)</sub>	Sleep mode, DVDD supply current		·	1.5		mA
I <sub>(CLKVDD)</sub>	Sleep mode, CLKVDD supply current	Mode 6 (below)		2.5		mA
I <sub>(IOVDD)</sub>	Sleep mode, IOVDD supply current		<del></del> ,	2.0		mA
	AVDD + IOVDD current, 3.3V	·				
	DVDD + CLKVDD current, 1.8V	FDAC = 983.04MHz, IF = 184.32 MHz DACA and DACB ON, 4 carrier WCDMA		450		mA
	Power Dissipation	Brior and Briob on, 4 damer Weblink	·	1255		mW
	AVDD + IOVDD current, 3.3V	Mode 2: 2X2, PLL = ON (8X), CLKIN = 122.88	·	145		mA
	DVDD + CLKVDD current, 1.8V	MHz FDAC = 983.04MHz. IF = 184.32 MHz	·	485		mA
	Power Dissipation	DACA and DACB ON, 4 carrier WCDMA		1350		mW
	AVDD + IOVDD current, 3.3V	Mode 3: 2X4, CMIX0 = Fs/4, PLL = OFF, CLKIN =	<del></del> ,	135		mA
	DVDD + CLKVDD current, 1.8V	983.04 MHz FDAC = 983.04MHz, IF = 215.04 MHz	·	480		mA
D	Power Dissipation	DACA and DACB ON, 4 carrier WCDMA		1310		mW
Р	AVDD + IOVDD current, 3.3V	Mode 4: 2X4, CMIX0 = Fs/4, PLL = ON (8X),	<del></del> ,	145		mA
	DVDD + CLKVDD current, 1.8V	CLKIN = 122.88 MHz FDAC = 983.04MHz, IF = 215.04 MHz	·	505		mA
	Power Dissipation	DACA and DACB ON, 4 carrier WCDMA	<del></del> ,	1400	1600	mW
	AVDD + IOVDD current, 3.3V	Mode 5: 2X2, CMIX0 = Fs/4, PLL = OFF, CLKIN =	·	5		mA
	DVDD + CLKVDD current, 1.8V	983.04 MHz FDAC = 983.04MHz, Digital Logic Disabled		185		mA
	Power Dissipation	DACA and DACB SLEEP, Static Data Pattern	·	350		mW
	AVDD + IOVDD current, 3.3V	Mode 6: 2X4, PLL = OFF, CLKIN = OFF	·	3.0		mA
	DVDD + CLKVDD current, 1.8V	FDAC = OFF, Digital Logic Disabled DACA and DACB = SLEEP, Static Data Pattern		4.0		mA
	Power Dissipation	DAGA and DAGD - SELET, Static Data Fattern	•	17.0	30.0	mW
PSSR	Power supply rejection ratio		-2		0.2	%FSR/V
Т	Operating range		-40		85	°C



# ELECTRICAL CHARACTERISTICS — AC SPECIFICATION(1)

Over recommended operating free-air temperature range, AVDD, IOVDD = 3.3 V, CLKVDD, DVDD = 1.8 V, IOUT<sub>FS</sub> = 20 mA, 4:1 transformer output termination,  $50\Omega$  doubly terminated load (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT		
ANALOG	OUTPUT		-					
f <sub>CLK</sub>	Maximum output update rate		1000			MSPS		
t <sub>s(DAC)</sub>	Output settling time to 0.1%	Transition: Code 0x0000 to 0xFFFF		10.4		ns		
t <sub>pd</sub>	Output propagation delay			2.5		ns		
$t_{r(IOUT)}$	Output rise time 10% to 90%			220		ps		
$t_{f(IOUT)}$	Output fall time 90% to 10%			220		ps		
AC PERF	FORMANCE							
		1X1, PLL off, CLKIN = 500 MHz, DACA on, IF = 5.1 MHz, First Nyquist Zone < f <sub>DATA</sub> /2		81				
SFDR	Spurious free dynamic range	2X2, PLL off, CLKIN = 1000 MHz, DACA and DACB on, IF = 5.1 MHz, First Nyquist Zone < f <sub>DATA</sub> /2		80		dBc		
		2X2, PLL off, CLKIN = 1000 MHz, DACA and DACB on, IF = 20.1 MHz, First Nyquist Zone < f <sub>DATA</sub> /2		77				
		2X2, PLL off, CLKIN = 500 MHZ, DACA and DACB on, Single tone, 0 dBFS, IF = 20.1 MHz		73				
		2X2, PLL off, CLKIN = 1000 MHZ, DACA and DACB on, Single tone, 0 dBFS, IF = 20.1 MHz		69				
ONID	Signal-to-noise ratio	2X2, PLL off, CLKIN = 1000 MHZ, DACA and DACB on, Single tone, 0 dBFS, IF = 70.1 MHz		63		JD.		
SNR		2X4, PLL off, CLKIN = 1000 MHZ, DACA and DACB on, Single tone, 0 dBFS, IF = 180 MHz		60		dBc		
		2X2 CMIX, PLL off, CLKIN = 1000 MHZ, DACA and DACB on, Single tone, 0 dBFS, IF = 300.2 MHz		60				
		2X2, PLL off, CLKIN = 1000 MHZ, DACA and DACB on, Four tone, each -12 dBFS, IF = 24.7, 24.9, 25.1 and 25.3 MHz		73				
		2X2, PLL off, CLKIN = 1000 MHZ, DACA and DACB on, IF = 20.1 and 21.1 MHz		81				
IMD3	Third-order two-tone intermodulation (each tone at –6 dBFS)	2X2, PLL off, CLKIN = 1000 MHZ, DACA and DACB on, IF = 70.1 and 71.1 MHz		72		dBc		
		2X2 CMIX, PLL off, CLKIN = 1000 MHZ, DACA and DACB on, IF = 150.1 and 151.1 MHz		64				
IMD	Four-tone intermodulation (each tone at –12 dBFS)	2X2 CMIX, PLL off, CLKIN = 1000 MHz, DACA and DACB on, fOUT = 298.4, 299.2, 300.8 and 301.6 MHz		64		dBc		
		Single carrier, baseband, 2X2, PLL off, CLKIN = 983.04 MHz, DACA and DACB on <sup>(3)</sup>	80	83				
ACLR (2)	Adjacent channel leakage	Single carrier, IF = 180 MHz, 2X2, PLL off, CLKIN = 983.04 MHz, DACA and DACB on		73		dD.		
AULK (-)	ratio	Four carrier, IF = 180 MHz, 2X2 CMIX, PLL off, CLKIN = 983.04 MHz, DACA and DACB on		66		dBc		
		Four carrier, IF = 275 MHz, 2X2 CMIX, PLL off, CLKIN = 983.04 MHz, DACA and DACB on		63	63			
	N (4)	50-MHz offset, 1-MHz BW, Single Carrier, baseband, 2X2, PLL off, CLKIN = 983.04		93				
	Noise floor <sup>(4)</sup>	50-MHz offset, 1-MHz BW, Four Carrier, baseband, 2X2, PLL off, CLKIN = 983.04.		85		dBc		

Measured single-ended into 50  $\boldsymbol{\Omega}$  load.

W-CDMA with 3.84 MHz BW, 5-MHz spacing, centered at IF. TESTMODEL 1, 10 ms Valid over 25°C to 85°C

<sup>(2)</sup> (3)

Carrier power measured in 3.84 MHz BW.



# **ELECTRICAL CHARACTERISTICS (DIGITAL SPECIFICATIONS)**

over recommended operating free-air temperature range, AVDD, IOVDD = 3.3V, CLKVDD, DVDD = 1.8V.

	PARAMETER	TES	T CONDITIONS		MIN	TYP	MAX	UNIT
LVDS IN	TERFACE: D[15:0]P, D[15	:0]N, SYNCP/N, DCLKP/N		,			,	
V <sub>ITH+</sub>	Positive-going differential input voltage threshold					175		mV
V <sub>ITH</sub> _	Negative-going differential input voltage threshold					-175		mV
V <sub>COM1</sub>	Input Common Mode	SYNCP/N, D[15:0]P and	D[15:0]N only			1.2		V
$V_{\text{COM2}}$	Input Common Mode	DCLKP/N only				DVDD ÷2		V
Z <sub>T</sub>	Internal termination	SYNCP/N, D[15:0]P and	D[15:0]N only		85	110	135	Ω
C <sub>L</sub>	LVDS Input capacitance					2		pF
		DCLKP/N: 0 to 125MHz (		Setup_min		1100		
t <sub>S</sub> , t <sub>H</sub>	DCLK to Data	Disabled, CONFIG5 <b>DLL</b> CONFIG10 = '00000000'	Disabled, CONFIG5 <b>DLL_bypass</b> = 1, CONFIG10 = '00000000'			-600		ps
			DCLKP/N = 150 MHz	Positive		1000		
			DOLKF/N = 150 WHZ	Negative		-1800		
		DLL Enabled, CONFIG5 <b>DLL_bypass</b>	DCLKP/N = 200 MHz	Positive		800		
				Negative		-1300		
			DCLKP/N = 250 MHz	Positive		600		
				Negative		-1000		
			DCLKP/N = 300 MHz  DCLKP/N = 350 MHz	Positive		450		
t <sub>SKEW(A),</sub>	DCLK to Data Skew <sup>(1)</sup>			Negative		-800		ps
t <sub>SKEW(B)</sub>	DOLIN IO DAIA ONCW	= 0, DDR format		Positive		400		рз
		DDICIOIIIat		Negative		-700		
			DCLKP/N = 400 MHz	Positive		300		
			DOLINI /N = 400 IVII IZ	Negative		-600		
			DCLKP/N = 450 MHz	Positive		300		
			DOLINI /N = 400 IVII IZ	Negative		-500		
			DCLKP/N = 500 MHz	Positive		350		
			DOEN /11 = 000 WHZ	Negative		-300		
f	Input	DLL Disabled, CONFIG5 DCLKP frequency: <125		format,			250	MSPS
f <sub>DATA</sub>	data rate supported	DLL Enabled, CONFIG5 DCLKP frequency: 125 to		ormat,	250		1000	INIONO
			CONFIG10 = '1100110	1' = 0xCD	125		150	
	DLL Operating	DLL Enabled, CONFIG5	CONFIG10 = '11001110' = 0xCE		150		175	
	Frequency (DCLKP/N	<b>DLL_bypass</b> = 0, DDR	CONFIG10 = '11001111' = 0xCF		175		200	MHz
	Frequency)	format	CONFIG10 = '1100100	200		300		
			CONFIG10 = '1100000	0' = 0xC0	300		500	

<sup>(1)</sup> Positive skew: Clock ahead of data. Negative skew: Data ahead of clock.



# ELECTRICAL CHARACTERISTICS (DIGITAL SPECIFICATIONS) (continued) over recommended operating free-air temperature range, AVDD, IOVDD = 3.3V, CLKVDD, DVDD = 1.8V.

	PARAMETER	TEST CONDITIONS MIN	TYP	MAX	UNIT
CMOS IN	TERFACE: SDO, SDIO, SC	CLK, SDENB, RESETB			
V <sub>IH</sub>	High-level input voltage	2	3		V
V <sub>IL</sub>	Low-level input voltage	0	0	0.8	V
I <sub>IH</sub>	High-level input current	-40		40	μΑ
I <sub>IL</sub>	Low-level input current	-40		40	μΑ
CI	CMOS Input capacitance		5		pF
V	SDO, SDIO	$I_{load} = -100 \mu\text{A}$	IOVDD -0.2		V
$V_{OH}$	300, 3010	$I_{load} = -2mA$ x	0.8 IOVDD		V
		$I_{load} = 100 \mu A$		0.2	V
V <sub>OL</sub>	SDO, SDIO	I <sub>load</sub> = 2 mA	0.22 IOVDD		V
$t_{s(SDENB)}$	Setup time, SDENB to rising edge of SCLK	20			ns
$t_{s(SDIO)}$	Setup time, SDIO valid to rising edge of SCLK	10			ns
$t_{h(SDIO)}$	Hold time, SDIO valid to rising edge of SCLK	5			ns
t <sub>(SCLK)</sub>	Period of SCLK	100			ns
t <sub>(SCLKH)</sub>	High time of SCLK	40			ns
t <sub>(SCLK)</sub>	Low time of SCLK	40			ns
t <sub>d(Data)</sub>	Data output delay after falling edge of SCLK		10		ns
t <sub>RESET</sub>	Minimum RESETB pulse width		25		ns
CLOCK II	NPUT (CLKIN/CLKINC)				
	Duty cycle		50%		
	Differential voltage	0.5	1		V
	CLKIN/CLKINC input common mode	Cl	LKVDD ÷2		V



# **ELECTRICAL CHARACTERISTICS (DIGITAL SPECIFICATIONS) (continued)**

over recommended operating free-air temperature range, AVDD, IOVDD = 3.3V, CLKVDD, DVDD = 1.8V.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
IASE LOCKED LOOP					
Phase noise	DAC output at 600 kHz offset, 100 MHz, 0-dBFS tone, 2X4, f <sub>DATA</sub> = 250 MSPS, CLKIN/C = 250 MHz, PLL_m = '00111', PLL_n = '001', VCO_div2 = 0, PLL_range = '1111', PLL_gain = '00'		-125		dBc/ H
Filase Huise	DAC output at 6 MHz offset, 100 MHz, 0-dBFS tone, 2X4, f <sub>DATA</sub> = 250 MSPS, CLKIN/C = 250 MHz, PLL_m = '00111', PLL_n = '001', VCO_div2 = 0, PLL_range = '1111', PLL_gain = '00'		-146		ubc/ n
	PLL_gain = '00', PLL_range = '0000' (0)	160		290	MHz
			220		MHz/\
	PLL_gain = '01', PLL_range = '0001' (1)			460	MHz
			300		MHz/\
	PLL_gain = '01', PLL_range = '0010' (2)	400		520	MHz
			260		MHz/
	PLL_gain = '01', PLL_range = '0011' (3)	480		570	MHz
			240		MHz/
	PLL_gain = '01', PLL_range = '0100' (4)	560		620	MHz
			210		MHz/
	PLL_gain = '10', PLL_range = '0101' (5)	620		740	MHz
			270		MHz/
	PLL_gain = '10', PLL_range = '0110' (6)	690		780	MHz
			250		MHz/
	PLL_gain = '10', PLL_range = '0111' (7)	740		820	MHz
PLL/VCO Operating			240		MHz/
Frequency, Typical VCO Gain	PLL_gain = '10', PLL_range = '1000' (8)	790		850	MHz
Typical VCO Gain			220		MHz/
	PLL_gain = '10', PLL_range = '1001' (9)	840		880	MHz
			210		MHz/
	PLL gain = '11', PLL range = '1010' (A)	880		940	MHz
	g,:ang ( )		250		MHz/
	PLL_gain = '11', PLL_range = '1011' (B)	920		990	MHz
	· ==_ga · · · , · ==_:agc · · · · · (=/		230		MHz/
	PLL_gain = '11', PLL_range = '1100' (C)	960		1020	MHz
	· ==_ga · · · , · ==_:agc · · · · · · · (e)		220	.020	MHz/
	PLL_gain = '11', PLL_range = '1101' (D)	1000		1040	MHz
	· ==_ga · · · , · ==_:agc · · · · · · (5)		210		MHz/
	PLL_gain = '11', PLL_range = '1110' (E)	1030		1070	MHz
	·g, · · · , ·g - · · · · 〈-/	.000	200	. 3. 3	MHz/
	PLL_gain = '11', PLL_range = '1111' (F)	1060	200	1090	MHz
	yam - 11,1 range - 1111 (1)	1000	190	1030	MHz/
PFD Maximum					
Frequency			160		MHz

Copyright © 2007–2008, Texas Instruments Incorporated



# **TYPICAL CHARACTERISTICS**




Figure 3. Single-Tone Spectral Plot

Figure 4. Single-Tone Spectral Plot






Figure 5. Single-Tone Spectral Plot




Figure 7. Out-Of-Band SFDR vs IF




Figure 6. In-Band SFDR vs IF




Figure 8. Two Tone IMD vs Output Frequency




Figure 9. Two Tone IMD vs Amplitude




Figure 11. Two-Tone IMD Spectral Plot




Figure 10. Two-Tone IMD Spectral Plot




Figure 12. Single Carrier W-CDMA Test Model 1






Figure 13. Single Carrier W-CDMA Test Model 1




Figure 15. Single Carrier W-CDMA Test Model 1




Figure 14. Single Carrier W-CDMA Test Model 1




Figure 16. Single Carrier W-CDMA Test Model 1






Figure 17. Single Carrier W-CDMA Test Model 1




Figure 19. Two Carrier W-CDMA Test Model 1




Figure 18. Single Carrier W-CDMA Test Model 1




Figure 20. Two Carrier W-CDMA Test Model 1






Figure 21. Four Carrier W-CDMA Test Model 1




Figure 23. Three Carrier W-CDMA Test Model 1 with Gap




Figure 22. Four Carrier W-CDMA Test Model 1




Figure 24. Three Carrier W-CDMA Test Model 1 with Gap

#### **TEST METHODOLOGY**

Typical AC specifications were characterized with the DAC5682ZEVM using the test configuration shown in Figure 25. A sinusoidal master clock frequency is generated by an HP8665B signal generator and into a splitter. One output drives an Agilent 8133A pulse generator, and the other drives the CDCM7005 clock driver. The 8133A converts the sinusoidal frequency into a square wave output clock and drives an Agilent ParBERT 81250A pattern-generator clock. On the EVM, the DAC5682Z CLKIN/C input clock is driven by an CDCM7005 clock distribution chip that is configured to simply buffer the external 8665B clock or divide it down for PLL test configurations.

The DAC5682Z output is characterized with a Rohde and Schwarz FSU spectrum analyzer. For WCDMA signal characterization, it is important to use a spectrum analyzer with high IP3 and noise subtraction capability so that the spectrum analyzer does not limit the ACPR measurement. For all specifications, both DACA and DACB are measured and the lowest value used as the specification.






Figure 25. DAC5682Z Test Configuration for Normal Clock Mode



#### **DEFINITION OF SPECIFICATIONS**

**Adjacent Carrier Leakage Ratio (ACLR):** Defined for a 3.84Mcps 3GPP W-CDMA input signal measured in a 3.84MHz bandwidth at a 5MHz offset from the carrier with a 12dB peak-to-average ratio.

Analog and Digital Power Supply Rejection Ratio (APSSR, DPSSR): Defined as the percentage error in the ratio of the delta IOUT and delta supply voltage normalized with respect to the ideal IOUT current.

**Differential Nonlinearity (DNL):** Defined as the variation in analog output associated with an ideal 1 LSB change in the digital input code.

**Gain Drift:** Defined as the maximum change in gain, in terms of ppm of full-scale range (FSR) per °C, from the value at ambient (25°C) to values over the full operating temperature range.

**Gain Error:** Defined as the percentage error (in FSR%) for the ratio between the measured full-scale output current and the ideal full-scale output current.

**Integral Nonlinearity (INL):** Defined as the maximum deviation of the actual analog output from the ideal output, determined by a straight line drawn from zero scale to full scale.

**Intermodulation Distortion (IMD3, IMD):** The two-tone IMD3 or four-tone IMD is defined as the ratio (in dBc) of the worst 3rd-order (or higher) intermodulation distortion product to either fundamental output tone.

**Offset Drift:** Defined as the maximum change in DC offset, in terms of ppm of full-scale range (FSR) per °C, from the value at ambient (25°C) to values over the full operating temperature range.

**Offset Error:** Defined as the percentage error (in FSR%) for the ratio of the differential output current (IOUT1-IOUT2) and the mid-scale output current.

**Output Compliance Range:** Defined as the minimum and maximum allowable voltage at the output of the current-output DAC. Exceeding this limit may result reduced reliability of the device or adversely affecting distortion performance.

**Reference Voltage Drift:** Defined as the maximum change of the reference voltage in ppm per degree Celsius from value at ambient (25°C) to values over the full operating temperature range.


**Spurious Free Dynamic Range (SFDR):** Defined as the difference (in dBc) between the peak amplitude of the output signal and the peak spurious signal.

**Signal to Noise Ratio (SNR):** Defined as the ratio of the RMS value of the fundamental output signal to the RMS sum of all other spectral components below the Nyquist frequency, including noise, but excluding the first six harmonics and dc.

Copyright © 2007–2008, Texas Instruments Incorporated



# **TYPICAL APPLICATION SCHEMATIC**



- (1) Power supply decoupling capacitors not shown.
- (2) Internal Reference configuration shown.

Figure 26. Schematic



#### **DETAILED DESCRIPTION**

The primary modes of operation, listed in Table 1, are selected by registers CONFIG1, CONFIG2 and CONFIG3.

Table 1. DAC5682Z Modes of Operation

Mode Name	No. of DACs Out	Interp. Factor	FIR0, CMIX0 Mode	FIR1, CMIX1 Mode	Device Config.	LVDS Input Data Mode	Max CLKIN Freq (MHz) <sup>(1)</sup>	Max DCLK Freq [DDR] (MHz)	Max Total Input Bus Rate (MSPS)	Max Input Data Rate Per Chan (#Ch @ MSPS)	Max Signal BW Per DAC (MHz) <sup>(2)</sup>
1X1 (Bypass)	1	X1	-	-	Single Real	Α	1000	500	1000	1 at 1000	500
1X2	1	X2	_	LP	Single Real	Α	1000	250	500	1 at 500	200
1X2 HP	1	X2	_	HP	Single Real	Α	1000	250	500	1 at 500	200
1X4	1	X4	LP	LP	Single Real	Α	1000	125	250	1 at 250	100
1X4 LP/HP	1	X4	LP	HP	Single Real	Α	1000	125	250	1 at 250	100
1X4 HP/LP	1	X4	HP	LP	Single Real	Α	1000	125	250	1 at 250	50
1X4 HP/HP	1	X4	HP	HP	Single Real	Α	1000	125	250	1 at 250	50
2X1	2	X1	-	-	Dual Real	A/B	500	500	1000	2 at 500	250
2X2	2	X2	_	LP	Dual Real	A/B	1000	500	1000	2 at 500	200
2X2 HP	2	X2	_	HP	Dual Real	A/B	1000	500	1000	2 at 500	200
2X2 CMIX	2	X2	-	LP, Fs/4	Complex	A/B	1000	500	1000	2 at 500	200
2X4	2	X4	LP	LP	Dual Real	A/B	1000	250	500	2 at 250	100
2X4 LP/HP	2	X4	LP	HP	Dual Real	A/B	1000	250	500	2 at 250	100
2X4 CMIX	2	X4	LP	LP, Fs/4	Complex	A/B	1000	250	500	2 at 250	100
2X4 HP/LP	2	X4	HP	LP	Dual Real	A/B	1000	250	500	2 at 250	50
2X4 HP/HP	2	X4	HP	HP	Dual Real	A/B	1000	250	500	2 at 250	50

<sup>(1)</sup> Also the final DAC sample rate in MSPS.

#### Table 2. Register Map

Name	Address	Default	(MSB) Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	(LSB) Bit 0	
STATUS0	0x00	0x03	PLL_lock	DLL_lock	Unused		device_ID(2:0)		version(1:0)		
CONFIG1	0x01	0x10	DAC_dela	ay(1:0)	Unused	fir_ena	SLFTST _ena		FIFO_offset(2:	0)	
CONFIG2	0x02	0xC0	Twos_ comp	dual_DAC	FIR2x4x	Unused	CMIX1_	mode(1:0)	CMIX	)_mode(1:0)	
CONFIG3	0x03	0x70	DAC_offset _ena	SLFTST_err _mask	FIFO_err_ mask	Pattern_err _mask	SwapAB_ out	B_equals _A	SW_sync	SW_sync _sel	
STATUS4	0x04	0x00	Unused	SLFTST_err	FIFO_err	Pattern_ err	Unused	Unused	Unused	Unused	
CONFIG5	0x05	0x00	SIF4	rev_bus	clkdiv_ sync_dis	FIFO_ sync_dis	Reserved	DLL_ bypass	PLL_ bypass	Reserved	
CONFIG6	0x06	0x0C	Hold_sync _dis	Unused	Sleep_B	Sleep_A	BiasLPF_A	BiasLPF_B	PLL_ sleep	DLL_ sleep	
CONFIG7	0x07	0xFF		DACA_g	ain(3:0)			DACB_	gain(3:0)		
CONFIG8	0x08	0x00			Reserved			DLL_ restart	Reserved		
CONFIG9	0x09	0x00			PLL_m(4:0)			PLL_n(2:0)			
CONFIG10	0x0A	0x00		DLL_de	lay(3:0)		DLL_invclk		DLL_ifixed(2:0	))	
CONFIG11	0x0B	0x00	PLL_LPF _reset	VCO_div2	PLL_ga	in(1:0)		PLL_ra	nge(3:0)		
CONFIG12	0x0C	0x00	Reserved	d(1:0)	Offset_sync			OffsetA(12:8)			
CONFIG13	0x0D	0x00		OffsetA(7:0)							
CONFIG14	0x0E	0x00	SI	SDO_func_sel(2:0)							
CONFIG15	0x0F	0x00	OffsetB(7:0)								

Product Folder Link(s): DAC5682Z

<sup>(2)</sup> Assumes a 40% passband for FIR0 and/or FIR1 filters in all modes except 1X1 and 2X1 where simple Nyquist frequency is listed. Slightly wider bandwidths may be achievable depending on filtering requirements. Refer to FIR Filters section for more detail on filter characteristics. Also refer to Table 7 for IF placement and upconversion considerations.



Register name: STATUS0 - Address: 0x00, Default = 0x03

Bit 7 Bit 5 Bit 4 Bit 2 Bit 6 Bit 3 Bit 1 Bit 0 PLL\_lock DLL\_lock Unused device\_ID(2:0) version(1:0) 0 0 0 0 1

PLL\_lock: Asserted when the internal PLL is locked. (Read Only)

**DLL\_lock:** Asserted when the internal DLL is locked. Once the DLL is locked, this bit should remain a

'1' unless the DCLK input clock is removed or abruptly changes frequency causing the DLL

to fall out of lock. (Read Only)

device ID(2:0): Returns '000' for DAC5682Z Device ID code. (ReadOnly)

version(1:0): A hardwired register that contains the register set version of the chip. (ReadOnly)

version (1:0) Identification
'01' PG1.0 Initial Register Set
'10' PG1.1 Register Set
'11' Production Register Set

Register name: CONFIG1 - Address: 0x01, Default = 0x10

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
DAC_de	elay(1:0)	Unused	FIR_ena	SLFTST_ena	FIFO_offset(2:0)		
0	0	0	1	0	0	0	0

DAC\_delay(1:0): DAC data delay adjustment. (0-3 periods of the DAC clock) This can be used to adjust

system level output timing. The same delay is applied to both DACA and DACB data paths.

**FIR ena:** When set, the interpolation filters are enabled.

SLFTST\_ena: When set, a Digital Self Test (SLFTST) of the core logic is enabled. Refer to Digital Self

Test Mode section for details on SLFTST operation.

FIFO\_offset(2:0): Programs the FIFO's output pointer location, allowing the input pointer to be shifted -4 to

+3 positions upon SYNC. Default offset is 0 and is updated upon each sync event – unless

disabled via FIFO\_sync\_dis in CONFIG5 register.

Offset
+3
+2
+1
0
-1
-2
-3
-4

www.ti.com

Register name: CONFIG2 – Address: 0x02, Default = 0xC0

Bit 7 Bit 4 Bit 3 Bit 0 Bit 6 Bit 5 Bit 2 Bit 1 Twos\_comp dual\_DAC FIR2x4x Unused CMIX1\_mode(1:0) CMIX0\_mode(1:0) 1 0 0

Twos\_comp: When set (default) the input data format is expected to be 2's complement, otherwise

offset binary format is expected.

dual\_DAC: Selects between dual DAC mode (default) and single DAC mode. This bit is also used

to select input interleaved data.

**FIR2x4x:** When set, 4X interpolation of the input data is performed, otherwise 2X interpolation.

CMIX1 mode(1:0): Determines the mode of FIR1 and final CMIX1 blocks. Settings apply to both A and B

channels. Refer to Table 9 for a detailed description of CMIX1 modes.

Mode	CMIX1_mode(1)	CMIX1_mode(0)
Normal (Low Pass)	0	0
High Pass	0	1
+F <sub>DAC</sub> /4	1	0
-F <sub>DAC</sub> /4	1	1

CMIX0\_mode(1:0): Determines the mode of FIR0 and CMIX0 blocks. Since CMIX0 is located between FIR0 and FIR1, its output is half-rate. Refer to Table 8 for a detailed description of CMIX0 modes. The table below shows the effective Fs/4 or ±Fs/8 mixing with respect to the final DAC sample rate. Settings apply to both A and B channels.

Mode	CMIX1_mode(1)	CMIX1_mode(0)
Normal (Low Pass)	0	0
High Pass	0	1
+F <sub>DAC</sub> /8	1	0
-F <sub>DAC</sub> /8	1	1



Register name: CONFIG3 – Address: 0x03, Default = 0x70

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
DAC_offset _ena	SLFTST_err _mask	FIFO_err_ mask	Pattern_err_ mask	SwapAB_out	B_equals_A	SW_sync	SW_sync_sel
0	1	1	1	0	0	0	0

DAC\_offset\_ena: When set, the values of OffsetA(12:0) and OffsetB(12:0) in CONFIG12 through

CONFIG15 registers are summed into the DAC-A and DAC-B data paths. This provides

a system-level offset adjustment capability that is independent of the input data.

SLFTST\_err\_mask: When set, masks out the SLFTST\_err bit in STATUS4 register. Refer to Digital Self

Test Mode section for details on SLFTST operation.

FIFO\_err\_mask: When set, masks out the FIFO\_err bit in STATUS4 register.

Pattern\_err\_mask: When set, masks out the Pattern err bit in STATUS4 register.

**SwapAB out:** When set, the A/B data paths are swapped prior to routing to the DAC-A and DAC-B

outputs.

**B equals A:** When set, the data routed to DAC-A is also routed to DAC-B. This allows wire OR'ing of

the two DAC outputs together at the board level to create a 2X drive strength single

DAC output.

**SW\_sync:** This bit can be used as a substitute for the LVDS external SYNC input pins for both

synchronization and transmit enable control.

**SW\_sync\_sel:** When set, the SW\_sync bit is used as the only synchronization input and the LVDS

external SYNC input pins are ignored.

Register name: STATUS4 - Address: 0x04, Default = 0x00

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Unused	SLFTST_err	FIFO_err	Pattern_err	Unused	Unused	Unused	Unused
0	0	0	0	0	0	0	0

**SLFTST\_err:** Asserted when the Digital Self Test (SLFTST) fails. To clear the error, write a '0' to this

register bit. This bit is also output on the SDO pin when the Self Test is enabled via **SLFTST ena** control bit in CONFIG1. Refer to *Digital Self Test Mode* section for details on

SLFTST operation.

**FIFO err:** Asserted when the FIFO pointers over run each other causing a sample to be missed. To

clear the error, write a '0' to this register bit.

**Pattern\_err:** A digital checkerboard pattern compare function is provided for board level confidence

testing and DLL limit checks. If the **Pattern\_err\_mask** bit via CONFIG3 is cleared, logic is enabled to continuously monitor input FIFO data. Any received data pattern other than 0xAAAA or 0x5555 causes this bit to be set. To clear the error, flush out the previous pattern error by inputting at least 8 samples of the 0xAAAA and/or 0x5555, then write a '0'

to this register bit.





Register name: CONFIG5 – Address: 0x05, Default = 0x00

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
SIF4	rev_bus	clkdiv_sync _dis	FIFO_sync _dis	Reserved	DLL_bypass	PLL_bypass	Reserved
0	0	0	0	0	0	0	0

SIF4: When set, the serial interface is in 4 pin mode, otherwise it is in 3 pin mode. Refer to

**SDO\_func\_sel(2:0)** bits in CONFIG14 register for options available to output status

indicator data on the SDO pin.

rev\_bus: Reverses the LVDS input data bus so that the MSB to LSB order is swapped. This

function is provided to ease board level layout and avoid wire crossovers in case the LVDS data source output bus is mirrored with respect to the DAC's input data bus.

clkdiv\_sync\_dis: Disables the clock divider sync when this bit is set.

FIFO sync dis: Disables the FIFO offset sync when this bit is set. See FIFO offset(2:0) bits in CONFIG1

register

**Reserved (Bit 3):** Set to 0 for proper operation.

**DLL bypass:** When set, the DLL is bypassed and the LVDS data source is responsible for providing

correct setup and hold timing.

PLL\_bypass: When set, the PLL is bypassed.

**Reserved (Bit 0):** Set to 0 for proper operation.

Register name: CONFIG6 - Address: 0x06, Default = 0x0C

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Hold_sync _dis	Unused	Sleep_B	Sleep_A	BiasLPF_A	BiasLPF_B	PLL_sleep	DLL_sleep
0	0	0	0	1	1	0	0

Hold\_sync\_dis: When set, disables the sync to the FIFO output HOLD block. Typically this bit should be

cleared to '0' for normal operation and also follow the same value as the FIFO sync dis

control bit in CONFIG5.

**Sleep B:** When set, DACB is put into sleep mode. DACB is not automatically set into sleep mode

when configured for single DAC mode via **dual\_DAC** bit in CONFIG2. Set this **Sleep\_B** bit for the lowest power configuration in single DAC mode since output is on DACA only.

**Sleep\_A:** When set, DACA is put into sleep mode.

BiasLPF\_A: Enables a 95 kHz low pass filter corner on the DACA current source bias when set. If this bit

is cleared, a 472 Hz filter corner is used.

BiasLPF\_B: Enables a 95 kHz low pass filter corner on the DACB current source bias when set. If this bit

is cleared, a 472 Hz filter corner is used.

PLL\_sleep: When set, the PLL is put into sleep mode.

DLL\_sleep: When set, the DLL is put into sleep mode.



Register name: CONFIG7 – Address: 0x07, Default = 0xFF

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0				
	DACA_g	gain(3:0)			DACB_Q	gain(3:0)					
1	1	1	1	1	1	1	1				

DACA\_gain(3:0): Scales DACA output current in 16 equal steps.

 $\frac{\text{VEXTIO}}{\text{R}_{\text{bias}}} \times (\text{DACA\_gain} + 1)$ 

**DACB\_gain(3:0):** Same as above except for DACB.

Register name: CONFIG8 - Address: 0x08, Default = 0x00

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
		Reserved	DLL_restart	Reserved			
0	0	0	0	0	0	0	0

Reserved (7:3): Set to '00000' for proper operation.

**DLL\_restart:** This bit is used to restart the DLL. When this bit is set, the internal DLL loop filter is reset to

zero volts, and the DLL delay line is held at the center of its bias range. When cleared, the DLL will acquire lock to the DCLK signal. A DLL restart is accomplished by setting this bit with a serial interface write, and then clearing this bit with another serial interface write. Any interruption in the DCLK signal or changes to the DLL programming in the CONFIG10 register must be followed by this DLL restart sequence. Also, when this bit is set, the

**DLL\_lock** indicator in the STATUS0 register is cleared.

**Reserved (1:0):** Set to '00' for proper operation



# Register name: CONFIG9 - Address: 0x09, Default = 0x00

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
		PLL_m(4:0)	PLL_n(2:0)				
0	0	0	0	0	0	0	0

**PLL\_m:** M portion of the M/N divider of the PLL thermometer encoded:

PLL_m(4:0)	M value
00000	1
00001	2
00011	4
00111	8
01111	16
11111	32
All other values	Invalid

PLL\_n: N portion of the M/N divider of the PLL thermometer encoded. If supplying a high rate CLKIN frequency, the PLL\_n value should be used to divide down the input CLKIN to maintain a maximum PFD operating of 160 MHz.

PLL_n(2:0)	N value
000	1
001	2
011	4
111	8
All other values	Invalid

## **PLL Function:**

$$f_{VCO} = \left\lceil \frac{(M)}{(N)} \right\rceil \times f_{ref}$$

where  $f_{\rm ref}$  is the frequency of the external DAC clock input on the CLKIN/CLKINC pins.



#### Register name: CONFIG10 - Address: 0x0A, Default = 0x00

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
DLL_delay(3:0)				DLL_invclk	LL_invclk DLL_ifixed(2:0)			
0	0	0	0	0	0	0	0	

DLL\_delay(3:0):

The DCLKP/N LVDS input data clock has a DLL to automatically skew the clock to LVDS data timing relationship, providing proper setup and hold times. **DLL\_delay(3:0)** is used to manually adjust the DLL delay ± from the fixed delay set by **DLL\_ifixed(2:0)**. Adjustment amounts are approximate.

DLL_delay(3:0)	Delay Adjust (degrees)
1000	50°
1001	55°
1010	60°
1011	65°
1100	70°
1101	75°
1110	80°
1111	85°
0000	90° (Default)
0001	95°
0010	100°
0011	105°
0100	110°
0101	115°
0110	120°
0111	125°

DLL\_invclk:

When set, used to invert an internal DLL clock to force convergence to a different solution. This can be used in the case where the DLL delay adjustment has exceeded the limits of its range.

DLL\_ifixed(2:0):

Adjusts the DLL delay line bias current. Refer to the Electrical Characteristics table. Used in conjunction with the DLL\_invclk bit to select appropriate delay range for a given DCLK frequency:

'011' - maximum bias current and minimum delay range

'000' - mid scale bias current

'101' - minimum bias current and maximum delay range

'100' - do not use.



#### Register name: CONFIG11 – Address: 0x0B, Default = 0x00

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
PLL_LPF_ reset	VCO_div2	PLL_gain(1:0)		PLL_range(3:0)			
0	0	0	0	0	0	0	0

PLL\_LPF\_reset: When a logic high, the PLL loop filter (LPF) is pulled down to 0V. Toggle from '1' to '0' to

restart the PLL if an over-speed lock-up occurs. Over-speed can happen when the process is fast, the supplies are higher than nominal, etc., resulting in the feedback dividers missing

a clock.

VCO\_div2: When set, the PLL CLOCK output is 1/2 the PLL VCO frequency. Used to run the VCO at

2X the needed clock frequency to reduce phase noise for lower input clock rates.

**PLL\_gain(1:0):** Used to adjust the PLL's Voltage Controlled Oscillator (VCO) gain, K<sub>VCO</sub>. Refer to the

Electrical Characteristics table. By increasing the **PLL\_gain**, the VCO can cover a broader range of frequencies; however, the higher gain also increases the phase noise of the PLL. In general, lower **PLL\_gain** settings result in lower phase noise. The K<sub>VCO</sub> of the VCO can also affect the PLL stability and is used to determine the loop filter components. See

section on determining the PLL filter components for more detail.

PLL range(3:0): Programs the PLL VCO fixed bias current. Refer to the Electrical Characteristics table. This

setting, in conjunction with the PLL\_gain(1:0), sets the achievable frequency range of the

PLL VCO:

'000' – minimum bias current and lowest VCO frequency range '111' – maximum bias current and highest VCO frequency range

#### Register name: CONFIG12 – Address: 0x0C, Default = 0x00

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Reserved(1:0)		Offset_sync			OffsetA(12:8)		
0	0	0	0	0	0	0	0

**Reserved(1:0):** Set to '00' for proper operation.

Offset\_sync: On a change from '0' to '1' the values of the OffsetA(12:0) and OffsetB(12:0) control

registers are transferred to the registers used in the DAC-A and DAC-B offset calculations. This double buffering allows complete control by the user as to when the change in the offset value occurs. This bit does not auto-clear. Prior to updating new offset values, it is

recommended that the user clear this bit.

OffsetA(12:8): Upper 5 bits of the offset adjustment value for the A data path. (SYNCED via Offset\_sync)

## Register name: CONFIG13 – Address: 0x0D, Default = 0x00

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
OffsetA(7:0)							
0	0	0	0	0	0	0	0

OffsetA(7:0): Lower 8 bits of the offset adjustment value for the A data path. (SYNCED via Offset\_sync)



# Register name: CONFIG14 – Address: 0x0E, Default = 0x00

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
SDO_func_sel(2:0)					OffsetB(12:8)		
0	0	0	0	0	0	0	0

SDO\_func\_sel(2:0): Selects the signal for output on the SDO pin. When using the 3 pin serial interface mode, this allows the user to multiplex several status indicators onto the SDO pin. In 4 pin serial interface mode, programming this register to view one of the 5 available status indicators will override normal SDO serial interface operation.

SDO_func_sel (2:0)	Output to SDO
000, 110, 111	Normal SDO function
001	PLL_lock
010	DLL_lock
011	Pattern_err
100	FIFO_err
101	SLFTST_err

OffsetB(12:8): Upper 5 bits of the offset adjustment value for the B data path. (SYNCED via Offset\_sync)

# Register name: CONFIG15 - Address: 0x0F, Default = 0x00

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
	OffsetB(7:0)								
0	0	0	0	0	0	0	0		

OffsetB(7:0): Lower 8 bits of the offset adjustment value for the B data path. (SYNCED via Offset\_sync)



#### SERIAL INTERFACE

The serial port of the DAC5682Z is a flexible serial interface which communicates with industry standard microprocessors and microcontrollers. The interface provides read/write access to all registers used to define the operating modes of DAC5682Z. It is compatible with most synchronous transfer formats and can be configured as a 3 or 4 pin interface by SIF4 in register CONFIG5. In both configurations, SCLK is the serial interface input clock and SDENB is serial interface enable. For 3 pin configuration, SDIO is a bidirectional pin for both data in and data out. For 4 pin configuration, SDIO is data in only and SDO is data out only.

Each read/write operation is framed by signal **SDENB** (Serial Data Enable Bar) asserted low for 2 to 5 bytes, depending on the data length to be transferred (1–4 bytes). The first frame byte is the instruction cycle which identifies the following data transfer cycle as read or write, how many bytes to transfer, and what address to transfer the data. Table 3 indicates the function of each bit in the instruction cycle and is followed by a detailed description of each bit. Frame bytes 2 to 5 comprise the data transfer cycle.

Table 3. Instruction Byte of the Serial Interface

	MSB							LSB
Bit	7	6	5	4	3	2	1	0
Description	R/W	N1	N0	A4	A3	A2	A1	A0

**R/W** Identifies the following data transfer cycle as a read or write operation. A high indicates a read operation from DAC5682Z and a low indicates a write operation to DAC5682Z.

[N1: N0] Identifies the number of data bytes to be transferred per Table 5 below. Data is transferred MSB first.

Table 4. Number of Transferred Bytes Within One Communication Frame

N1	N0	Description
0	0	Transfer 1 Byte
0	1	Transfer 2 Bytes
1	0	Transfer 3 Bytes
1	1	Transfer 4 Bytes

[A4 : A0] Identifies the address of the register to be accessed during the read or write operation. For multi-byte transfers, this address is the starting address. Note that the address is written to the DAC5682Z MSB first and counts down for each byte.

Figure 27 shows the serial interface timing diagram for a DAC5682Z write operation. **SCLK** is the serial interface clock input to DAC5682Z. Serial data enable **SDENB** is an active low input to DAC5682Z. **SDIO** is serial data in. Input data to DAC5682Z is clocked on the rising edges of **SCLK**.

Copyright © 2007–2008, Texas Instruments Incorporated






Figure 27. Serial Interface Write Timing Diagram

Figure 28 shows the serial interface timing diagram for a DAC5682Z read operation. **SCLK** is the serial interface clock input to DAC5682Z. Serial data enable **SDENB** is an active low input to DAC5682Z. **SDIO** is serial data in during the instruction cycle. In 3 pin configuration, **SDIO** is data out from DAC5682Z during the data transfer cycle(s), while **SDO** is in a high-impedance state. In 4 pin configuration, **SDO** is data out from DAC5682Z during the data transfer cycle(s). At the end of the data transfer, SDO will output low on the final falling edge of SCLK until the rising edge of SDENB when it will 3-state.





Figure 28. Serial Interface Read Timing Diagram



#### FIR FILTERS

Figure 29 shows the magnitude spectrum response for the identical 47-tap FIR0 and FIR1 filters. The transition band is from 0.4 to  $0.6 \times F_{IN}$  (the input data rate for the FIR filter) with <0.002 dB of pass-band ripple and approximately 76dB of stop-band attenuation. Figure 30 shows the region from 0.35 to  $0.45 \times F_{IN}$  – up to 0.44x FIN there is less than 0.4 dB attenuation. The composite spectrum for x4 interpolation mode, the cascaded response of FIR0 and FIR1, is shown in Figure 31. The filter taps for both FIR0 and FIR1 are listed in Table 5.






Figure 29. Magnitude Spectrum for FIR0 and FIR1

Figure 30. FIR0 and FIR1 Transition Band




Figure 31. Magnitude Composite Spectrum for 4x Interpolation Mode



Table 5. FIR0 and FIR1 Digital Filter Taps

TAP#	COEFF	TAP#	COEFF
1, 47	<b>-</b> 5	2, 46	0
3, 45	18	4, 44	0
5, 43	-42	6, 42	0
7, 41	85	8, 40	0
9, 39	-158	10, 38	0
11, 37	272	12, 36	0
13, 35	-444	14, 34	0
15, 33	704	16, 32	0
17, 31	-1106	18, 30	0
19, 29	1795	20, 28	0
21, 27	-3295	22, 26	0
23, 25	10368	_	_
24	16384	_	_

#### **DUAL-CHANNEL REAL UPCONVERSION**

The DAC5682Z can be used in a dual channel mode with real upconversion by mixing with a 1, -1, ... sequence in the signal chain to invert the spectrum. This mixing mode maintains isolation of the A and B channels. The two points of mixing, CMIX0 and CMIX1, follow each FIR filter. The mixing modes for each CMIX block is control by CMIX0\_mode(1:0) and CMIX1(1:0) in register CONFIG2. The wide bandwidths of both FIR0 and FIR1 (40% passband) provide options for setting four different frequency ranges, listed in Table 6. With the High Pass/Low Pass (2X2 HP/LP mode) and Low Pass/High Pass (2X2 LP/HP mode) settings, the unconverted signal is spectrally inverted.

**Table 6. Dual-Channel Real Upconversion Options** 

MODE NAME	INTERP. FACTOR	FIR0, CMIX0 MODE	FIR1, CMIX1 MODE	INPUT FREQUENCY <sup>(1)</sup>	OUTPUT FREQUENCY <sup>(1)</sup>	SIGNAL BANDWIDTH <sup>(1)</sup>	SPECTRUM INVERTED?
2X4	X4	LP	LP	0.0 to 0.4 $\times$ f <sub>DATA</sub>	0.0 to 0.4 $\times$ f <sub>DATA</sub>	$0.4 \times f_{DATA}$	No
2X4 HP/LP	X4	HP	LP	0.0 to 0.4 $\times$ f <sub>DATA</sub>	0.6 to 0.8 $\times$ f <sub>DATA</sub>	$0.2 \times f_{DATA}$	Yes
2X4 HP/HP	X4	HP	HP	0.0 to 0.4 $\times$ f <sub>DATA</sub>	1.2 to 1.4 × f <sub>DATA</sub>	$0.2 \times f_{DATA}$	No
2X4 LP/HP	X4	LP	HP	0.0 to 0.4 $\times$ f <sub>DATA</sub>	1.6 to 2.0 × f <sub>DATA</sub>	$0.4 \times f_{DATA}$	Yes

<sup>(1)</sup>  $f_{DATA}$  is the input data rate of each channel after de-interleaving.

#### **COARSE MIXERS: CMIXO AND CMIX1**

The DAC5682Z has two coarse mixer (CMIX) blocks: CMIX0 follows FIR0 and CMIX1 follows FIR1. (See Figure 32) Each CMIX block provides mixing capability of fixed frequencies Fs/2 (real) or  $\pm$ Fs/4 (complex) with respect to the output frequency of the preceding FIR block. Since FIR0 and CMIX0 are only used in x4 interpolation modes, the output is half-rate relative to the DAC output frequency. Therefore, an  $\pm$ Fs/4 mixing sequence results in  $\pm$ FDAC/8 frequency shift at the DAC output.



# **Table 7. CMIX0 Mixer Sequences**

Mode	CMIX0_mode(1)	CMIX0_mode(0)	MIXING SEQUENCE
Normal (Low Pass, No Mixing)	0	0	FIR0A = { +A, +A, +A, +A } FIR0B = { +B, +B, +B, +B }
High Pass	0	1	FIR0A = { +A, -A , +A, -A } FIR0B = { +B, -B , +B, -B }
+F <sub>DAC</sub> /8 (+Fs/4)	1	0	FIR0A = { +A, -B , -A, +B } FIR0B = { +B, +A , -B, -A }
-F <sub>DAC</sub> /8 (-Fs/4)	1	1	FIR0A = { +A, +B , -A, -B } FIR0B = { +B, -A , -B, +A }

# **Table 8. CMIX1 Mixer Sequences**

Mode	CMIX1_mode(1)	CMIX1_mode(0)	MIXING SEQUENCE
Normal (Low Pass, No Mixing)	0	0	DACA = { +A, +A, +A, +A } DACB = { +B, +B, +B, +B }
High Pass (Fs/2)	0	1	DACA = { +A, -A , +A, -A } DACB = { +B, -B , +B, -B }
+F <sub>DAC</sub> /4	1	0	DACA = { +A, -B , -A, +B } DACB = { +B, +A , -B, -A }
-F <sub>DAC</sub> /4	1	1	DACA = { +A, +B , -A, -B } DACB = { +B, -A , -B, +A }




Figure 32. CMIX0 and CMIX1 Coarse Mixers Block Diagram



#### **CLOCK AND DATA MODES**

There are two modes of operation to drive the internal clocks on the DAC5682Z. Timing diagrams for both modes are shown in Figure 33. EXTERNAL CLOCK MODE accepts an external full-rate clock input on the CLKIN/CLKINC pins to drive the DACs and final logic stages while distributing an internally divided down clock for lower speed logic such as the interpolating FIRs. PLL CLOCK MODE uses an internal clock multiplying PLL to derive the full-rate clock from an external lower rate reference frequency on the CLKIN/CLKINC pins. In both modes, an LVDS half-rate data clock (DCLKP/DCLKN) is provided by the user and is typically generated by a toggling data bit to maintain LVDS data to DCLK timing alignment. LVDS data relative to DCLK is input using Double Data Rate (DDR) switching using both rising and falling edges as shown in the both figures below. The CONFIG10 register contains user controlled settings for the DLL to adjust for the DCLK input frequency and various  $t_{SKEW}$  timing offsets between the LVDS data and DCLK. The CDCM7005 from Texas Instruments is recommended for providing phase aligned clocks at different frequencies for device-to-device clock distribution and multiple DAC synchronization.




Figure 33. Clock and Data Timing Diagram



### PLL CLOCK MODE

In PLL Clock Mode, the user provides an external reference clock to the CLKIN/C input pins. Refer to Figure 34. An internal clock multiplying PLL uses the lower-rate reference clock to generate a high-rate clock for the DAC. This function is very useful when a high-rate clock is not already available at the system level; however, the internal VCO phase noise in PLL Clock Mode may degrade the quality of the DAC output signal when compared to an external low jitter clock source.

The internal PLL has a type four phase-frequency detector (PFD) comparing the CLKIN/C reference clock with a feedback clock to drive a charge pump controlling the VCO operating voltage and maintaining synchronization between the two clocks. An external low-pass filter is required to control the loop response of the PLL. See the Low-Pass Filter section for the filter setting calculations. This is the only mode where the LPF filter applies.

The input reference clock N-Divider is selected by CONFIG9 PLL\_n(2:0) for values of  $\div 1$ ,  $\div 2$ ,  $\div 4$  or  $\div 8$ . The VCO feedback clock M-Divider is selected by CONFIG9 PLL\_m(4:0) for values of  $\div 1$ ,  $\div 2$ ,  $\div 4$ ,  $\div 8$ ,  $\div 16$  or  $\div 32$ . The combination of M-Divider and N-Divider form the clock multiplying ratio of M/N. If the reference clock frequency is greater than 160 MHz, use a N-Divider of  $\div 2$ ,  $\div 4$  or  $\div 8$  to avoid exceeding the maximum PFD operating frequency.

For DAC sample rates less than 500MHz, the phase noise of DAC clock signal can be improved by programming the PLL for twice the desired DAC clock frequency, and setting the CONFIG11 VCO\_div2 bit. If not using the PLL, set CONFIG5 PLL\_bypass and CONFIG6 PLL\_sleep to reduce power consumption. In some cases, it may be useful to reset the VCO control voltage by toggling CONFIG11 PLL\_LPF\_reset.




Figure 34. Functional Block Diagram for PLL



## **CLOCK INPUTS**

Figure 35 shows an equivalent circuit for the LVDS data input clock (DCLKP/N).




Figure 35. DCLKP/N Equivalent Input Circuit

Figure 36 shows an equivalent circuit for the DAC input clock (CLKIN/C).




Figure 36. CLKIN/C Equivalent Input Circuit

Figure 37 shows the preferred configuration for driving the CLKIN/CLKINC input clock with a differential ECL/PECL source.




Figure 37. Preferred Clock Input configuration With a Differential ECL/PECL Clock Source



#### LVDS DATA INTERFACING

Interfacing very high-speed LVDS data and clocks presents a big challenge to system designers as they have unique constraints and are often implemented with specialized circuits to increase bandwidth. One such specialized LVDS circuit used in many FPGAs and ASICs is a SERializer-DESerializer (SERDES) block. For interfacing to the DAC5682Z, only the SERializer functionality of the SERDES block is required. SERDES drivers accept lower rate parallel input data and output a serial stream using a shift register at a frequency multiple of the data bit width. For example, a 4-bit SERDES block can accept parallel 4-bit input data at 250 MSPS and output serial data 1000 MSPS.

External clock distribution for FPGA and ASIC SERDES drivers often have a chip-to-chip system constraint of a limited input clock frequency compared to the desired LVDS data rate. In this case, an internal clock multiplying PLL is often used in the FPGA or ASIC to drive the high-rate SERDES outputs. Due to this possible system clocking constraint, the DAC5682Z accommodates a scheme where a toggling LVDS SERDES data bit can provide a "data driven" half-rate clock (DCLK) from the data source. A DLL on-board the DAC is used to shift the DCLK edges relative to LVDS data to maintain internal setup and hold timing.

To increase bandwidth of a single 16-bit input bus, the DAC5682Z assumes Double Data Rate (DDR) style interfacing of data relative to the half-rate DCLK. Refer to Figure 38 and Figure 39 providing an example implementation using FPGA-based LVDS data and clock interfaces to drive the DAC5682Z. In this example, an assumed system constraint is that the FPGA can only receive a 250 MHz maximum input clock while the desired DAC clock is 1000 MHz. A clock distribution chip such as the CDCM7005 is useful in this case to provide frequency and phase locked clocks at 250 MHz and 1000 MHz.




Figure 38. Example Direct Conversion System Diagram

From the example provided by Figure 39, driving LVDS data into the DAC using SERDES blocks requires a parallel load of 4 consecutive data samples to shift registers. Color is used in the figure to indicate how data and clocks flow from the FPGA to the DAC5682Z. The figure also shows the use of the SYNCP/N input, which along with DCLK, requires 18 individual SERDES data blocks to drive the DAC's input data FIFO that provides an elastic buffer to the DAC5682Z digital processing chain.

Copyright © 2007–2008, Texas Instruments Incorporated






Figure 39. Example FPGA-Based LVDS Data Flow to DAC

## LVDS Inputs (D[15:0]P/N and SYNCP/N)




Figure 40. D[15:0]P/N and SYNCP/N LVDS Input Configuration






Figure 41. LVDS Data (DxP/N, SYNCP/N Pairs) Input Levels

### **Example LVDS Data Input Levels**

APPLIED VOLTAGES		RESULTING DEFERENTIAL VOLTAGE	RESULTING COMMON-MODE VOLTAGE	LOGICAL BIT BINARY EQUIVALENT	
V <sub>A</sub>	V <sub>B</sub>	$V_{A,B}$	V <sub>COM1</sub>		
1.4 V	1.0 V	400 mV	1.2 V	1	
1.0 V	1.4 V	–400 mV		0	
1.2 V	0.8 V	400 mV	1.0 V	1	
0.8 V	1.2 V	–400 mV		0	




Figure 42. LVDS Clock (DCLKP/N) Input Levels

## LVDS SYNCP/N Operation

The SYNCP/N LVDS input control functions as a combination of Transmit Enable (TXENABLE) and Synchronization trigger. If SYNCP is low, the transmit chain is disabled so input data from the FIFO is ignored while zeros are inserted into the data path. If SYNCP is raised from low to high, a synchronization event occurs with behavior defined by individual control bits in registers CONFIG1, CONFIG5 and CONFIG6. The SYNCP/N control is sampled and input into the FIFO along with the other LVDS data to maintain timing alignment with the data bus. Refer to Figure 39.

The **software\_sync\_sel** and **software\_sync** controls in CONFIG3 provide a substitute for external SYNCP/N control; however, since the serial interface is used no timing control is provided with respect to the DAC clock.

## **DLL OPERATION**

The DAC5682Z provides a digital Delay Lock Loop (DLL) to skew the LVDS data clock (DCLK) relative to the data bits, D[15:0] and SYNC, in order to maintain proper setup and hold timing. Since the DLL operates closed-loop, it requires a stable DCLK to maintain delay lock. Refer to the description of **DLL\_ifixed(2:0)** and **DLL\_delay(3:0)** control bits in the CONFIG10 register. Prior to initializing the DLL, the **DLL\_ifixed** value should be programmed to match the expected DCLK frequency range. To initialize the DLL, refer to the **DLL\_Restart** programming bit in the CONFIG8 register. After initialization, the status of the DLL can be verified by reading the **DLL\_Lock** bit from STATUS0. See *Startup Sequence* below.

Copyright © 2007–2008, Texas Instruments Incorporated



#### RECOMMENDED STARTUP SEQUENCE

The following startup sequence is recommend to initialization the DAC5682Z:

- 1. Supply all 1.8V (CLKVDD, DVDD, VFUSE) and 3.3V (AVDD and IOVDD) voltages.
- 2. Provide stable CLKIN/C clock.
- 3. Toggle RESETB pin for a minimum 25 nSec active low pulse width.
- 4. Program all desired SIF registers. Set **DLL\_Restart** bit during this write cycle. Ensure that **DLL\_ifixed** and **DLL\_phase** bits to correspond with the DCLKP/N frequency and delay.
- 5. Provide stable DCLKP/N clock. (This can also be provided earlier in the sequence)
- 6. Clear the DLL\_Restart bit when the DCLKP/N clock is expected to be stable.
- 7. Verify the status of **DLL\_Lock** and repeat until set to '1'. **DLL\_Lock** can be monitored by reading the STATUS0 register or by monitoring the SDO pin in 3-wire SIF mode. (See description for CONFIG14 **SDO func sel**.)
- 8. Enable transmit of data by asserting the LVDS SYNCP/N input or setting CONFIG3 **SW\_sync** bit. (See description for CONFIG3 **SW\_sync** and **SW\_sync\_sel**) The SYNC source must be held at a logic '1' to enable data flow through the DAC.
- 9. Provide data flow to LVDS D[15:0]P/N pins. If using the LVDS SYNCP/N input, data can be input simultaneous with the logic '1' transition of SYNCP/N.

#### **CMOS DIGITAL INPUTS**

Figure 43 shows a schematic of the equivalent CMOS digital inputs of the DAC5682Z. SDIO and SCLK have pull-down resistors while RESETB and SDENB have pull-up resistors internal the DAC5682Z. See the specification table for logic thresholds. The pull-up and pull-down circuitry is approximately equivalent to  $100k\Omega$ .




Figure 43. CMOS/TTL Digital Equivalent Input

## **DIGITAL SELF TEST MODE**

The DAC5682Z has a Digital Self Test (SLFTST) mode to designed to enable board level testing without requiring specific input data test patterns. The SLFTST mode is enabled via the CONFIG1 SLFTST\_ena bit and results are only valid when CONFIG3 SLFTST\_err\_mask bit is cleared. An internal Linear Feedback Shift Register (LFSR) is used to generate the input test patterns for the full test cycle while a checksum result is computed on the digital signal chain outputs. The LVDS input data bus is ignored in SLFTST mode. After the test cycle completes, if the checksum result does not match a hardwired comparison value, the STATUS4 SLFTST\_err bit is set and will remain set until cleared by writing a '0' to the SLFTST\_err bit. A full self test cycle requires no more than 400,000 CLKIN/C clock cycles to complete and will automatically repeat until the SLFTEST\_ena bit is cleared.



To initiate a the Digital Self Test:

- 1. Provide a normal CLKIN/C input clock. (The PLL is not used in SLFTST mode)
- 2. Provide a RESETB pulse to perform a hardware reset on device.
- 3. Program the registers with the values shown in Table 9. These register values contain the settings to properly configure the SLFTST including **SLFTST\_ena** and **SLFTST\_err\_mask** bits
- 4. Provide a '1' on the SYNCP/N input to initiate TXENABLE.
- 5. Wait at a minimum of 400,000 CLKIN/C cycles for the SLFTST to complete. Example: If CLKIN = 1GHz, then the wait period is  $400,000 \times 1$  / 1GHz =  $400 \,\mu$ Sec.
- 6. Read STATUS4 **SLFTST\_err** bit. If set, a self test error has occurred. The **SLFTST\_err** status may optionally be programmed to output on the SDO pin if using the 3-bit SIF interface. See Table 9 Note (1).
- 7. (Optional) The SLFTST function automatically repeats until **SLFTST\_ena** bit is cleared. To the loop the test, write a '0' to STATUS4 **SLFTST\_err** to clear previous errors and continue at step 5 above.
- 8. To continue normal operating mode, provide another RESETB pulse and reprogram registers to the desired normal settings.

Table 3. Digital Och Test (OLI 101) Register Values					
	REGISTER	ADDRESS (hex)	VALUE (Binary)	VALUE (Hex)	
	CONFIG1	01	00011000	18	
	CONFIG2	02	11101010	EA	
	CONFIG3	03	10110000	В0	
	STATUS4	04	00000000	00	
	CONFIG5	05	00000110	06	
	CONFIG6	06	00001111	0F	
	CONFIG12	0C	00001010	0A	
	CONFIG13	0D	01010101	55	
	CONFIG14 <sup>(1)</sup>	0E	00001010	0A	
	CONFIG15	0F	10101010	AA	
	All others	_	Default	Default	

Table 9. Digital Self Test (SLFTST) Register Values

## REFERENCE OPERATION

The DAC5682Z uses a bandgap reference and control amplifier for biasing the full-scale output current. The full-scale output current is set by applying an external resistor  $R_{\text{BIAS}}$  to pin BIASJ. The bias current  $I_{\text{BIAS}}$  through resistor  $R_{\text{BIAS}}$  is defined by the on-chip bandgap reference voltage and control amplifier. The default full-scale output current equals 16 times this bias current and can thus be expressed as:

$$IOUT_{FS} = 16 \times I_{BIAS} = 16 \times V_{EXTIO} / R_{BIAS}$$

Each DAC has a 4-bit independent coarse gain control via DACA\_gain(3:0) and DACB\_gain(3:0) in the CONFIG7 register. Using gain control, the IOUTFS can be expressed as:

$$\begin{aligned} & IOUTA_{FS} = (DACA\_gain + 1) \times I_{BIAS} = (DACA\_gain + 1) \times V_{EXTIO} / R_{BIAS} \\ & IOUTB_{FS} = (DACB\_gain + 1) \times I_{BIAS} = (DACB\_gain + 1) \times V_{EXTIO} / R_{BIAS} \end{aligned}$$

where  $V_{\text{EXTIO}}$  is the voltage at terminal EXTIO. The bandgap reference voltage delivers an accurate voltage of 1.2 V. This reference is active when terminal EXTLO is connected to AGND. An external decoupling capacitor  $C_{\text{EXT}}$  of 0.1  $\mu\text{F}$  should be connected externally to terminal EXTIO for compensation. The bandgap reference can additionally be used for external reference operation. In that case, an external buffer with high impedance input should be applied in order to limit the bandgap load current to a maximum of 100 nA. The internal reference can be disabled and overridden by an external reference by connecting EXTLO to AVDD. Capacitor CEXT may hence be omitted. Terminal EXTIO thus serves as either input or output node.

The full-scale output current can be adjusted from 20 mA down to 2 mA by varying resistor R<sub>BIAS</sub> or changing the externally applied reference voltage. The internal control amplifier has a wide input range, supporting the full-scale output current range of 20 dB.

Copyright © 2007–2008, Texas Instruments Incorporated

<sup>(1)</sup> If using a 3-bit SIF interface, the SDO pin can be programmed to report **SLFTST\_err** status via the **SDO\_fun\_sel(2:0)** bits. In this case, set CONFIG14 = '10101010' or AA hex.



#### DAC TRANSFER FUNCTION

The CMOS DAC's consist of a segmented array of NMOS current sinks, capable of sinking a full-scale output current up to 20 mA. Differential current switches direct the current to either one of the complementary output nodes IOUT1 or IOUT2. (DACA = IOUTA1 or IOUTA2 and DACB = IOUTB1 or IOUTB2.) Complementary output currents enable differential operation, thus canceling out common mode noise sources (digital feed-through, on-chip and PCB noise), dc offsets, even order distortion components, and increasing signal output power by a factor of two.

The full-scale output current is set using external resistor  $R_{BIAS}$  in combination with an on-chip bandgap voltage reference source (+1.2 V) and control amplifier. Current  $I_{BIAS}$  through resistor  $R_{BIAS}$  is mirrored internally to provide a maximum full-scale output current equal to 16 times  $I_{BIAS}$ .

The relation between IOUT1 and IOUT2 can be expressed as:

$$IOUT1 = -IOUT_{FS} - IOUT2$$

We will denote current flowing into a node as – current and current flowing out of a node as + current. Since the output stage is a current sink the current can only flow from AVDD into the IOUT1 and IOUT2 pins. The output current flow in each pin driving a resistive load can be expressed as:

```
\begin{aligned} & \mathsf{IOUT1} = \mathsf{IOUT}_{\mathsf{FS}} \times (65536 - \mathsf{CODE}) \: / \: 65536 \\ & \mathsf{IOUT2} = \mathsf{IOUT}_{\mathsf{FS}} \times \mathsf{CODE} \: / \: 65536 \end{aligned}
```

where CODE is the decimal representation of the DAC data input word.

For the case where IOUT1 and IOUT2 drive resistor loads R<sub>L</sub> directly, this translates into single ended voltages at IOUT1 and IOUT2:

```
VOUT1 = AVDD - | IOUT1 | \times R_L
VOUT2 = AVDD - | IOUT2 | \times R_L
```

Assuming that the data is full scale (65536 in offset binary notation) and the  $R_L$  is 25  $\Omega$ , the differential voltage between pins IOUT1 and IOUT2 can be expressed as:

```
VOUT1 = AVDD - | -0 mA | \times 25 \Omega = 3.3 V
VOUT2 = AVDD - | -20 mA | \times 25 \Omega = 2.8 V
VDIFF = VOUT1 - VOUT2 = 0.5 V
```

Note that care should be taken not to exceed the compliance voltages at node IOUT1 and IOUT2, which would lead to increased signal distortion.



### DAC OUTPUT SINC RESPONSE

Due to sampled nature of a high-speed DAC's, the well known  $\sin(x)/x$  (or SINC) response can significantly attenuate higher frequency output signals. See the Figure 44 which shows the unitized SINC attenuation roll-off with respect to the final DAC sample rate in 4 Nyquist zones. For example, if the final DAC sample rate  $F_S = 1.0$  GSPS, then a tone at 440MHz is attenuated by 3.0dB. Although the SINC response can create challenges in frequency planning, one side benefit is the natural attenuation of Nyquist images. The increased over-sampling ratio of the input data provided by the DAC5682Z's 2x and 4x digital interpolation modes improve the SINC roll-off (droop) within the original signal's band of interest




Figure 44. Unitized DAC sin(x)/x (SINC) Response



#### **ANALOG CURRENT OUTPUTS**

Figure 45 shows a simplified schematic of the current source array output with corresponding switches. Differential switches direct the current of each individual NMOS current source to either the positive output node IOUT1 or its complementary negative output node IOUT2. The output impedance is determined by the stack of the current sources and differential switches, and is typically >300 k $\Omega$  in parallel with an output capacitance of 5 pF.

The external output resistors are referred to an external ground. The minimum output compliance at nodes IOUT1 and IOUT2 is limited to  $AVDD-0.5\ V$ , determined by the CMOS process. Beyond this value, transistor breakdown may occur resulting in reduced reliability of the DAC5682Z device. The maximum output compliance voltage at nodes IOUT1 and IOUT2 equals  $AVDD+0.5\ V$ . Exceeding the minimum output compliance voltage adversely affects distortion performance and integral non-linearity. The optimum distortion performance for a single-ended or differential output is achieved when the maximum full-scale signal at IOUT1 and IOUT2 does not exceed  $0.5\ V$ .




Figure 45. Equivalent Analog Current Output

The DAC5682Z can be easily configured to drive a doubly terminated  $50\Omega$  cable using a properly selected RF transformer. Figure 46 and Figure 47 show the  $50\Omega$  doubly terminated transformer configuration with 1:1 and 4:1 impedance ratio, respectively. Note that the center tap of the primary input of the transformer has to be connected to AVDD to enable a dc current flow. Applying a 20 mA full-scale output current would lead to a 0.5  $V_{PP}$  for a 1:1 transformer and a 1  $V_{PP}$  output for a 4:1 transformer. The low dc-impedance between IOUT1 or IOUT2 and the transformer center tap sets the center of the ac-signal at AVDD, so the 1  $V_{PP}$  output for the 4:1 transformer results in an output between AVDD + 0.5 V and AVDD – 0.5 V.






Figure 46. Driving a Doubly Terminated 50 Ω Cable Using a 1:1 Impedance Ratio Transformer




Figure 47. Driving a Doubly Terminated 50 Ω Cable Using a 4:1 Impedance Ratio Transformer

#### **DESIGNING THE PLL LOOP FILTER**

To minimize phase noise given for a given fDAC and M/N, the values of **PLL\_gain** and **PLL\_range** are selected so that  $G_{VCO}$  is minimized and within the MIN and MAX frequency for a given setting.

The external loop filter components C1, C2, and R1 are set by the  $G_{VCO}$ , M/N, the loop phase margin  $\phi_d$  and the loop bandwidth  $\omega_d$ . Except for applications where abrupt clock frequency changes require a fast PLL lock time, it is suggested that  $\phi_d$  be set to at least 80 degrees for stable locking and suppression of the phase noise side lobes. Phase margins of 60 degrees or less can be sensitive to board layout and decoupling details.

See Figure 48, the recommend external loop filter topology. C1, C2, and R1 are calculated by the following equations:



where,

$$\tau 1 = \frac{K_d K_{VCO}}{\omega_d^2} \left( \tan \Phi_d + \sec \Phi_d \right) \quad \tau 2 = \frac{1}{\omega_d \left( \tan \Phi_d + \sec \Phi_d \right)} \quad \tau 3 = \frac{\tan \Phi_d + \sec \Phi_d}{\omega_d}$$
 (2)

charge pump current: iqp = 1 mA vco gain:  $K_{VCO} = 2\pi \times G_{VCO}$  rad/V PFD Frequency:  $\omega_d \le 160$  MHz

phase detector gain:  $K_d = iqp \div (2 \times \pi \times M)$  A/rad

An Excel spreadsheet is available from Texas Instruments for automatically calculating the values for C1, R1 and C2




Figure 48. Recommended External Loop Filter Topology



#### APPLICATIONS EXAMPLES

#### DIGITAL INTERFACE AND CLOCKING CONSIDERATIONS FOR APPLICATION EXAMPLES

The DAC5682Z's LVDS digital input bus can be driven by an FPGA or digital ASIC. This input signal can be generated directly by the FPGA, or fed by a Texas Instruments Digital Up Converter (DUC) such as the GC5016 or GC5316. Optionally, a GC1115 Crest Factor Reduction (CFR) or Digital Pre-Distortion (DPD) processor may be inserted in the digital signal chain for improving the efficiency of high-power RF amplifiers. For the details on the DAC's high-rate digital interface, refer to the *LVDS Data Interfacing* section.

A low phase noise clock for the DAC at the final sample rate can be generated by a VCXO and a Clock Synchronizer/PLL such as the Texas Instruments CDCM7005, which can also provide other system clocks at the VCXO frequency divided by /1, /2, /3, /4, /6, /8 or/16. An optional system clocking solution can use the DAC in clock multiplying PLL mode in order to avoid distributing a high-frequency clock at the DAC sample rate; however, the internal VCO phase noise of the DAC in PLL mode may degrade the quality of the DAC output signal.

## SINGLE COMPLEX INPUT, REAL IF OUTPUT RADIO

Refer to Figure 49 for an example Single Complex Input, Real IF Output Radio. The DAC5682Z receives an interleaved complex I/Q baseband input data stream and increases the sample rate through interpolation by a factor of 2 or 4. By performing digital interpolation on the input data, undesired images of the original signal can be push out of the band of interest and more easily suppressed with analog filters. Complex mixing is available at each stage of interpolation using the CMIX0 and CMIX1 blocks to up-convert the signal to a frequency placement at a multiples ±Fdac/8 or ±Fdac/4. Only the real portion of the digital signal is converted by DAC-A while DAC-B can be programmed to sleep mode for reduced power consumption. The DAC output signal would typically be terminated with a transformer (see the *Analog Current Output* section). An IF filter, either LC or SAW, is used to suppress the DAC Nyquist zone images and other spurious signals before being mixed to RF with a mixer. The TRF3671 Frequency Synthesizer, with integrated VCO, may be used to drive the LO input of the mixer for frequencies between 375 and 2380 MHz.




Figure 49. System Diagram of a Complex Input, Real IF Output Radio



## **APPLICATIONS EXAMPLES (continued)**

### **DUAL CHANNEL REAL IF OUTPUT RADIO**

Refer to Figure 50 for an example Dual Channel Real IF Output Radio. The DAC5682Z receives an interleaved A/B input data stream and increases the sample rate through interpolation by a factor of 2 or 4. By performing digital interpolation on the input data, undesired images of the original signal can be push out of the band of interest and more easily suppressed with analog filters. Real mixing is available at each stage of interpolation using the CMIX0 and CMIX1 blocks to up-convert the signal. (See *Dual-Channel Real Upconversion* section) Both DAC output signals would typically be terminated with a transformer (see the Analog Current Output section). An IF filter, either LC or SAW, is used to suppress the DAC Nyquist zone images and other spurious signals before being mixed to RF with a mixer. The TRF3671 Frequency Synthesizer, with integrated VCO, may be used to drive a common LO input of the mixers for frequencies between 375 and 2380 MHz. Alternatively, two separate TRF3761 synthesizers could be used for independent final RF frequency placement.




Figure 50. System Diagram of a Dual Channel Real IF Output Radio

## **DIRECT CONVERSION RADIO**

Refer to Figure 51 for an example Direct Conversion Radio. The DAC5682Z receives an interleaved complex I/Q baseband input data stream and increases the sample rate through interpolation by a factor of 2 or 4. By performing digital interpolation on the input data, undesired images of the original signal can be push out of the band of interest and more easily suppressed with analog filters.

For a Zero IF (ZIF) frequency plan, complex mixing of the baseband signal is not required. Alternatively, for a Complex IF frequency plan the input data can be placed at an pre-placed at an IF within the bandwidth limitations of the interpolation filters. In addition, complex mixing is available at each stage of interpolation using the CMIX0 and CMIX1 blocks to up-convert the signal to a frequency placement at a multiples ±Fdac/8 or ±Fdac/4. The output of both DAC channels is used to produce a Hilbert transform pair and can be expressed as:

$$A(t) = I(t)\cos(\omega_c t) - Q(t)\sin(\omega_c t) m(t)$$
(3)

$$A(t) = I(t)\cos(\omega_c t) - Q(t)\sin(\omega_c t) m_h(t)$$
(4)

where m(t) and mh(t) connote a Hilbert transform pair and  $\omega c$  is the sum of the CMIX0 and CMIX1 frequencies. The complex output is input to an analog quadrature modulator (AQM) such as the Texas Instruments TRF3703-33 for a single side-band (SSB) up conversion to RF. A passive (resistor only) interface to the AQM is recommended, with an optional LC filter network. The TRF3671 Frequency Synthesizer with integrated VCO may be used to drive the LO input of the TRF3703-33 for frequencies between 375 and 2380 MHz. Upper single-sideband upconversion is achieved at the output of the analog quadrature modulator, whose output is expressed as:

(5)



## APPLICATIONS EXAMPLES (continued)

$$RF(t) = I(t)cos(\omega_c + \omega_{l,O})t - Q(t)sin(\omega_c + \omega_{l,O})t$$

Flexibility is provided to the user by allowing for the selection of negative CMIX mixing sequences to produce a lower-sideband upconversion. Note that the process of complex mixing translates the signal frequency from 0 Hz means that the analog quadrature modulator IQ imbalance produces a sideband that falls outside the signal of interest. DC offset error in DAC and AQM signal path may produce LO feed-through at the RF output which may fall in the band of interest. To suppress the LO feed-through, the DAC5682Z provides a digital offset correction capability for both DAC-A and DAC-B paths. (See DAC\_offset\_ena bit in CONFIG3.)

The complex IF architecture has several advantages over the real IF architecture:

- Uncalibrated side-band suppression ~ 35 dBc compared to 0 dBc for real IF architecture.
- Direct DAC to AQM interface no amplifiers required
- Nonharmonic clock-related spurious signals fall out-of-band
- DAC 2nd Nyquist zone image is offset f<sub>DAC</sub> compared with f<sub>DAC</sub>- 2 × IF for a real IF architecture, reducing the need for filtering at the DAC output.
- Uncalibrated LO feed through for AQM is ~ 35 dBc and calibration can reduce or completely remove the LO feed through.




Figure 51. System Diagram of Direct Conversion Radio

## **CMTS/VOD TRANSMITTER**

The exceptional SNR of the DAC5682Z enables a dual-cable modem termination system (CMTS) or video on demand (VOD) QAM transmitter in excess of the stringent DOCSIS specification, with >74 dBc and 75 dBc in the adjacent and alternate channels.

Refer to Figure 50 for an example Dual Channel Real IF Output Radio – this signal chain is nearly identical to a typical system using the DAC5682Z for a cost optimized dual channel two QAM transmitter. A GC5016 would take four separate symbol rate inputs and provide pulse shaping and interpolation to ~ 128 MSPS. The four QAM carriers would be combined into two groups of two QAM carriers with intermediate frequencies of approximately 30 MHz to 40 MHz. The GC5016 would output two real data streams to one DAC5682Z through an FPGA for CMOS to LVDS translation. The DAC5682Z would function as a dual-channel device and provide 2x or 4x interpolation to increase the frequency of the 2nd Nyquist zone image. The two signals are then output through the two DAC outputs, through a transformer and to an RF upconverter.

Copyright © 2007–2008, Texas Instruments Incorporated



## **APPLICATIONS EXAMPLES (continued)**

## HIGH-SPEED ARBITRARY WAVEFORM GENERATOR

The 1GSPS bandwidth input data bus combined with the 16-bit DAC resolution of the DAC5682Z allows wideband signal generation for test and measurement applications. In this case, interpolation is not desired by the FPGA-based waveform generator as it can make use of the full Nyquist bandwidth of up to 500MHz.




Figure 52. System Diagram of Arbitrary Waveform Generator





# **Revision History**

Changes from Revision Oct 2007 (*) to Revision A	Page				
Changed from product preview to production data					
Changes from Revision A (Nov 2007) to Revision B	Page				
Changed t <sub>r(IOUT)</sub> spec. output rise time 10% to 90% typical value from 2 ns to 220 ps	8				
Changed t <sub>f(IOUT)</sub> spec. output fall time 10% to 90% typical value from 2 ns to 220 ps	8				
• Changed $Z_T$ spec. internal termination from 100 $\Omega$ min, 120 $\Omega$ max; to 85 $\Omega$ min, 135 $\Omega$ max	9				
Deleted temperature deratings for f <sub>DATA</sub> specifications	9				
Added DLL operating frequency range specifications	9				





27-Nov-2008

#### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins F	Package Qty	Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
DAC5682ZIRGCR	ACTIVE	VQFN	RGC	64	2000	TBD	Call TI	Call TI
DAC5682ZIRGCRG4	ACTIVE	VQFN	RGC	64	2000	TBD	Call TI	Call TI
DAC5682ZIRGCT	ACTIVE	VQFN	RGC	64	250	TBD	Call TI	Call TI
DAC5682ZIRGCTG4	ACTIVE	VQFN	RGC	64	250	TBD	Call TI	Call TI

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.


Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL. Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5-1994.

- B. This drawing is subject to change without notice.
- C. Quad Flatpack, No-leads (QFN) package configuration .
- The package thermal pad must be soldered to the board for thermal and mechanical performance.

  See the Product Data Sheet for details regarding the exposed thermal pad dimensions.



### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

#### **Products Amplifiers** amplifier.ti.com Data Converters dataconverter.ti.com DSP dsp.ti.com Clocks and Timers www.ti.com/clocks Interface interface.ti.com Logic logic.ti.com Power Mgmt power.ti.com Microcontrollers microcontroller.ti.com www.ti-rfid.com RF/IF and ZigBee® Solutions www.ti.com/lprf

Applications	
Audio	www.ti.com/audio
Automotive	www.ti.com/automotive
Broadband	www.ti.com/broadband
Digital Control	www.ti.com/digitalcontrol
Medical	www.ti.com/medical
Military	www.ti.com/military
Optical Networking	www.ti.com/opticalnetwork
Security	www.ti.com/security
Telephony	www.ti.com/telephony
Video & Imaging	www.ti.com/video
Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2008, Texas Instruments Incorporated