

HIGH-SPEED 4K x 9DUAL-PORT STATIC RAM

Features:

- True Dual-Ported memory cells which allow simultaneous reads of the same memory location
- High-speed access
 - Commercial: 12/15/20/25ns (max.)
 - Industrial: 20ns (max.)
- Standard-power operation
 - IDT7014S
 - Active: 750mW (typ.)
- * Fully asynchronous operation from either port
- TTL-compatible; single 5V (±10%) power supply
- Available in 52-pin PLCC and a 64-pin TQFP
- Industrial temperature range (-40°C to +85°C) is available for selected speeds
- * Green parts available, see ordering information

Functional Block Diagram

Description:


The IDT7014 is a high-speed 4K x 9 Dual-Port Static RAM designed to be used in systems where on-chip hardware port arbitration is not needed. This part lends itself to high-speed applications which do not rely on BUSY signals to manage simultaneous access.

The IDT7014 provides two independent ports with separate control, address, and I/O pins that permit independent, asynchronous access for reads or writes to any location in memory. See functional description.

The IDT7014 utilitizes a 9-bit wide data path to allow for parity at the user's option. This feature is especially useful in data communication applications where it is necessary to use a parity bit for transmission/ reception error checking.

Fabricated using IDT's high-performance technology, these Dual-Portstypically operate on only 750mW of power at maximum access times as fast as 12ns.


The IDT7014 is packaged in a 52-pin PLCC and a 64-pin thin quad flatpack, (TQFP).



1



Pin Configuration^(1,2,3)



NOTES:

- 1. All Vcc pins must be connected to power supply.
- 2. All GND pins must be connected to ground supply.
- J52-1 package body is approximately .75 in x .75 in. x .17 in. PN64-1 package body is approximately 14mm x 14mm x 1.4mm.
- 4. This package code is used to reference the package diagram.
- 5. This text does not indicate the orientation of the actual part-marking

IDT7014S/L High-Speed 4K x 9 Dual-Port Static RAM

Industrial and Commercial Temperature Ranges

Absolute Maximum Ratings⁽¹⁾

Symbol	Rating	Commercial & Industrial	Unit	
VTERM ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to +7.0	V	
VTE RM ⁽²⁾	Terminal Voltage	-0.5 to +Vcc		
Tbias	Temperature Under Bias	-55 to +125	٥C	
Tstg	Storage Temperature	-65 to +150		
Ιουτ	DC Output Current	50	mA	
NOTEC			2528 tbl 01	

NOTES:

- 1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- 2. VTERM must not exceed Vcc + 10% for more than 25% of the cycle time or 10ns maximum, and is limited to \leq 20mA for the period of VTERM \geq VCC + 10%.

Maximum Operating Temperature and Supply Voltage^(1,2)

Grade	Ambient Temperature	GND	Vcc
Commercial	0°C to +70°C	0V	5.0V <u>+</u> 10%
Industrial	-40°C to +85°C	0V	5.0V <u>+</u> 10%

NOTES:

1. This is the parameter TA. This is the "instant on" case temperature.

Recommended DC Operating Conditions

Symbol	Parameter	Min.	Тур.	Мах.	Unit	
Vcc	Supply Voltage	4.5	5.0	5.5	V	
GND	Ground	0	0	0	V	
Vih	Input High Voltage			6.0 ⁽²⁾	V	
VIL	Input Low Voltage	-0.5(1)		0.8	V	
2528 tbl 03						

NOTES:

1. VIL \geq -1.5V for pulse width less than 10ns.

2. VTERM must not exceed Vcc + 10%.

DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range⁽¹⁾ (Vcc = $5.0V \pm 10\%$)

			7014S		
Symbol	Parameter	Test Conditions	Min.	Max.	Unit
Lu	Input Leakage Current	V_{CC} = 5.5V, V_{IN} = 0V to V_{CC}	1	10	μA
Ilo	Output Leakage Current	$V_{OUT} = 0V$ to V_{CC}	I	10	μA
Vol	Output Low Voltage	IoL = +4mA		0.4	V
Vон	Output High Voltage	Юн = -4mA	2.4	_	V

NOTE:

1. At Vcc < 2.0V input leakages are undefined.

2528 tbl 02

DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range (Vcc = $5V \pm 10\%$)

					7014 Com'	1S12 Only		4S15 I Only	
Symbol	Parameter	Test Condition	Versio	n	Тур.	Мах	Тур.	Мах	Uni
lcc	Dynamic Operating	Outputs Open $f = f_{MAX}^{(1)}$	COM'L	S	160	250	160	250	m/
	Current (Both Ports Active)	$I = IMAX^{(i)}$	IND	S	_	_		_	
			_		-		-	25	i28 tbl
				7014S20 Com'l & Ind					
								4S25 I Only	
Symbol	Parameter	Test Condition	Versio	n					Un
Symbol Icc	Parameter Dynamic Operating Current	Test Condition Outputs Open f = fmax ⁽¹⁾	Versio COM'L	n S	Com'l	& Ind	Com'	Only	Un m/

NOTES:

1. At f = fmax, address inputs are cycling at the maximum read cycle of 1/trc using the "AC Test Conditions" input levels of GND to 3V.

AC Test Conditions

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	3ns Max.
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	Figures 1,2 and 3
	2528 tbl 06




Figure 1. AC Output Test Load.

Figure 2. Output Test Load (for tHz, twz, and tow) *Including scope and jig.

2528 tbl 05b




Figure 3. Typical Output Derating (Lumped Capacitive Load).

Capacitance⁽¹⁾ (Ta = +25°C, f = 1.0MHz) TQFP Package Only

Symbol	Parameter	Conditions ⁽²⁾	Max.	Unit
Cin	Input Capacitance	Vin = 3dV	9	pF
Соит	Output Capacitance	Vout = 3dV	10	pF

NOTES:

1. This parameter is determined by device characteristics but is not production tested.

2. 3dv references the interpolated capacitance when the input and output signals swith from 0V to 3V or from 3V to 0V.

2528 tbl 07

AC Electrical Characteristics Over the Operating Temperature and Supply Voltage

			7014S12 Com'l Only		7014S15 Com'l Only	
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
READ CYCLE		-		-	-	
trc	Read Cycle Time	12	_	15	—	ns
taa	Address Access Time		12		15	ns
t AOE	Output Enable Access Time		8		8	ns
toн	Output Hold from Address Change		_	3	_	ns
١LZ	Output Low-Z Time ^(1,2)	3		3		ns
tнz	Output High-Z Time ^(1,2)		7	—	7	ns

2528 tbl 08a


2528 tbl 08b

		7014S20 Com'l & Ind		7014S25 Com'l Only			
Symbol	Parameter	Min.	Max.	Min.	Мах.	Unit	
READ CYCLE							
tRC	Read Cycle Time	20		25	_	ns	
tAA	Address Access Time		20	_	25	ns	
t AOE	Output Enable Access Time		10		12	ns	
tон	Output Hold from Address Change	3	_	3	_	ns	
tLZ	Output Low-Z Time ^(1,2)	3		3		ns	
tHZ	Output High-Z Time ^(1,2)		9		11	ns	

NOTES:


1. Transition is measured 0mV from Low or High-impedance voltage with Output Test Load (Figure 2).

2. This parameter is determined by device characterization, but is not production tested.



2528 drw 07


Timing Waveform of Read Cycle No. 2, Either Side^(1, 3)



2. $\overline{OE} = VIL$.

3. Addresses valid prior to $\overline{\text{OE}}$ transition LOW.

Timing Waveform of Write with Port-to-Port Read^(1,2)



NOTES:

1. $R/\overline{W}^{*}B^{*} = V_{IH}$, read cycle pass through.

2. All timing is the same for left and right ports. Port "A" may be either left or right port. Port "B" is opposite from port "A".

AC Electrical Characteristics Over the Operating Temperature and Supply Voltage

			7014S12 Com'l Only		7014S15 Com'l Only	
Symbol	Parameter	Min.	Мах.	Min.	Max.	Unit
WRITE CYCLE						
twc	Write Cycle Time	12		15	_	ns
taw	Address Valid to End-of-Write	10	—	14	_	ns
tas	Address Set-up Time	0		0	_	ns
twp	Write Pulse Width	10		12	_	ns
twr	Write Recovery Time	1		1		ns
tow	Data Valid to End-of-Write	8		10		ns
tHZ	Output High-Z Time ^(1,2)		7		7	ns
tDн	Data Hold Time ⁽³⁾	0		0	_	ns
twz	Write Enable to Output in High-Z ^(1,2)		7	-	7	ns
tow	Output Active from End-of-Write ^(1,2,3)	0		0	_	ns
twdd	Write Pulse to Data Delay ⁽⁴⁾		25		30	ns
todd	Write Data Valid to Read Data Delay ⁽⁴⁾		22		25	ns

	bol Parameter		7014S20 Com'l & Ind		7014S25 Com'l Only	
Symbol			Мах.	Min.	Мах.	Unit
WRITE CYCLE	Ē				-	
twc	Write Cycle Time	20		25		ns
taw	Address Valid to End-of-Write	15		20	_	ns
tas	Address Set-up Time	0		0	_	ns
twp	Write Pulse Width	15		20	_	ns
twr	Write Recovery Time	2		2	_	ns
tow	Data Valid to End-of-Write	12		15	_	ns
tHZ	Output High-Z Time ^(1,2)		9	_	11	ns
tDH	Data Hold Time ⁽³⁾	0		0		ns
twz	Write Enable to Output in High-Z ^(1,2)		9	_	11	ns
tow	Output Active from End-of-Write ^(1,2,3)	0		0		ns
twdd	Write Pulse to Data Delay ⁽⁴⁾	-	40	_	45	ns
todd	Write Data Valid to Read Data Delay ⁽⁴⁾		30	_	35	ns

NOTES:

1. Transition is measured 0mV from Low or High-impedance voltage with Output Test Load (Figure 2).

2. This parameter is guaranteed by device characterization, but is not production tested.

3. The specification for toH must be met by the device supplying write data to the RAM under all operating conditions. Although toH and tow values will vary over voltage and temperature, the actual toH will always be smaller than the actual tow.

4. Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveform of Write With Port-to-Port Read".


Industrial and Commercial Temperature Ranges

2528 tbl 09a

2528 tbl 09b

Industrial and Commercial Temperature Ranges

Timing Waveform of Write Cycle^(1,2,3,4,5)



NOTES:

- 1. R/\overline{W} must be HIGH during all address transitions.
- 2. two is measured from R/\overline{W} going HIGH to the end of write cycle.
- 3. During this period, the I/O pins are in the output state, and input signals must not be applied.
- 4. Transition is measured 0mV from the Low or High-impedance voltage with the Output Test Load (Figure 2).
- 5. If \overline{OE} is LOW during a R/ \overline{W} controlled write cycle, the write pulse width must be the larger of twp or (twz + tow) to allow the I/O drivers to turn off data to be placed on the bus for the required tow. If \overline{OE} is HIGH during an R/ \overline{W} controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.

Functional Description

The IDT7014 provides two ports with separate control, address, and I/O pins that permit independent access for reads or writes to any location in memory. It lacks the chip enable feature of CMOS Dual Ports, thus it operates in active mode as soon as power is applied. Each port has its own Output Enable control (\overline{OE}). In the read mode, the port's \overline{OE} turns on the output drivers when set LOW. The user application should avoid simultaneous write operations to the same memory location. There is no on-chip arbitration circuitry to resolve write priority and partial data from both ports may be written. READ/WRITE conditions are illustrated in Table 1.


Truth Table I - Read/Write Control

Left	t or Rig	ght Port ⁽¹⁾	
R/W	R/W OE D0-8		Function
L	Х	DATAIN	Data written into memory
Н	L	DATAOUT	Data in memory output on port
Х	Н	Z	High-impedance outputs

2528 tbl 10

NOTE:

1. AoL - A11L is not equal to AoR - A11R. 'H' = HIGH,'L' = LOW, 'X' = Don't Care, and 'Z' = HIGH Impedance.



NOTES:

1. Industrial temperature: for other speeds, packages and powers contact your sales office.

2. Green parts available. For specific speeds, packages and powers contact your local sales office.

Datasheet Document History

01/06/99:		Initiated datasheet document history
		Converted to new format
		Cosmetic and typographical corrections
	Page 2	Added additional notes to pin configurations
06/03/99:		Changed drawing format
	Page 1	Corrected DSC number
03/10/00:		Added Industrial Temperature Ranges and deleted corresponding notes
		Replaced IDT logo
	Page 1	Made corrections to drawing
	-	Changed ±200mV to 0mV in notes
	Page 6	Made changes to drawings
05/19/00:	Page 3	Increased storage temperature parameter
	C C	Clarified TA parameter
10/16/01:	Page 2	Added date revision for pin configuration
	Pages 4, 5 & 7	Removed Industrial temp values and column headings for 15 & 25ns speeds from
	0	DC and AC Electrical Characteristics
	Page 9	Removed Industrial temp offering from 15 & 25 ns ordering information
	0	Added Industrial temp footnote to ordering information
	Pages 1 & 9	Replaced ™ logo with ® logo
04/04/06:	Page 1	Added green availability to features
	Page 9	Added green indicator to ordering information
12/11/08:	Page 9	Removed "IDT" from orderable part number

CORPORATE HEADQUARTERS

6024 Silver Creek Valley Road San Jose, CA 95138 *for SALES:* 800-345-7015 or 408-284-8200 fax: 408-284-2775 www.idt.com *for Tech Support:* 408-284-2794 DualPortHelp@idt.com

The IDT logo is a registered trademark of Integrated Device Technology, Inc.