

HIGH-SPEED 2.5V 16/8K X 9 SYNCHRONOUS PIPELINED DUAL-PORT STATIC RAM


IDT70T9169/59L

Features

- True Dual-Ported memory cells which allow simultaneous access of the same memory location
- High-speed clock to data access
 - Commercial: 7.5/9/12ns (max.)
 - Industrial: 9ns (max.)
- Low-power operation
 - IDT70T9169/59L
 Active: 225mW (typ.)
 Standby: 1.5mW (typ.)
- Flow-Through or Pipelined output mode on either Port via the FT/PIPE pins
- Counter enable and reset features
- Dual chip enables allow for depth expansion without additional logic

- Full synchronous operation on both ports
 - 4.0ns setup to clock and 0.5ns hold on all control, data, and address inputs
 - Data input, address, and control registers
 - Fast 7.5ns clock to data out in the Pipelined output mode
 - Self-timed write allows fast cycle time
 - 12ns cycle time, 83MHz operation in Pipelined output mode
- LVTTL- compatible, single 2.5V (±100mV) power supply
- Industrial temperature range (-40°C to +85°C) is available for 66MHz
- Available in a 100-pin Thin Quad Flatpack (TQFP) and 100pin fine pitch Ball Grid Array (fpBGA) packages

Functional Block Diagram



NOTE:


1. A₁₃ is a NC for IDT70T9159.

Description

The IDT70T9169/59 is a high-speed 16/8K x 9 bit synchronous Dual-Port RAM. The memory array utilizes Dual-Port memory cells to allow simultaneous access of any address from both ports. Registers on control, data, and address inputs provide minimal setup and hold times. The timing latitude provided by this approach allows systems to be designed with very short cycle times.

With an input data register, the IDT70T9169/59 has been optimized for applications having unidirectional or bidirectional data flow in bursts. An automatic power down feature, controlled by $\overline{\text{CE}}$ 0 and CE1, permits the on-chip circuitry of each port to enter a very low standby power mode. Fabricated using IDT's CMOS high-performance technology, these devices typically operate on only 225mW of power.

Pin Configurations (1,2,3,4)



- 1. A₁₃ is a NC for IDT70T9159.
- 2. All VDD pins must be connected to power supply.
- 3. All Vss pins must be connected to ground supply.
- 4. Package body is approximately 14mm x 14mm x 1.4mm.
- 5. This package code is used to reference the package diagram.
- 6. This text does not indicate orientation of the actual part-marking.

Pin Configurations (con't.)(1,2,3,4)

70T9169/59BF BF100⁽⁵⁾

100-Pin fpBGA Top View⁽⁶⁾

06/21/02

A1	A2	A3	A4	A5	A6	A7	A8	A9	A10
A6R	A 9R	A 12R	NC	Vss	Vss	NC	R/WR	Vss	NC
B1	B2	B3	B4	B5	B6	B7	B8	B9	B10
A4R	A5R	A8R	A 10R	NC	NC	NC	OEr	NC	I/ O 6R
C1	C2	сз	C4	C5	C6		C8	C9	C10
A3R	NC	NC	A 7R	NC	CE0R		PL/FTR	I/O7R	I/O3R
D1	D2	D3	D4	D5		D7	D8	D9	D10
Aor	CLKR	A1R	A 2R	A 11R		CNTRST _R	I/O8R	I/O5R	I/O1R
E1	E2	E3	E4	E5	E6	E7	E8	E9	E10
Vss	ADSR	CNTEN _R	A1L	ADSL	Vss	I/O4R	I/O2R	I/Oor	VDD
F1	F2	F3	F4	F5	F6	F7	F8	F9	F10
Vss	CLKL	Aol	A3L	Vdd	Vss	Vdd	I/O2L	I/O1L	I/Ool
G1	G2	G3	G4	G5	G6	_{G7}	G8	_{G9}	G10
CNTEN∟	NC	A5L	A12L	NC	R/WL	NC	I/O4L	Vss	I/ O 3L
H1	H2	H3	H4	H5	H6	H7	H8	H9	H10
A2L	A4L	A9L	A13L ⁽¹⁾	NC	CE1L	NC	I/O7L	I/O6L	I/O5L
J1	J2	J3	J4	J5	J6	J7	J8	^{J9}	J10
NC	A7L	A10L	NC	NC	NC	OEL	Vss	Vss	I/ O 8L
K1 A6L	K2 A8L	K3 A11L	K4 NC	K5 Vdd	K6 Vdd	l''		K9 PL/FTL	K10 NC

5654 drw 03

- 1. A₁₃ is a NC for IDT70T9159.
- 2. All V_{DD} pins must be connected to power supply.
- 3. All Vss pins must be connected to ground supply.
- 4. Package body is approximately 10mm x 10mm x 1.4mm with 0.8mm ball pitch.
- 5. This package code is used to reference the package diagram.
- 6. This text does not indicate orientation of the actual part-marking.

Pin Names

Left Port	Right Port	Names		
CEOL, CE1L	CEOR, CE1R	Chip Enables		
R/WL	R/W̄R	Read/Write Enable		
ŌĒL	OE R	Output Enable		
A0L - A13L ⁽¹⁾	Aor - A13R ⁽¹⁾	Address		
I/O0L - I/O8L	1/Oor - 1/O8R	Data Input/Output		
CLKL	CLKR	Clock		
ADS _L	ĀDS _R	Address Strobe		
CNTENL	<u>CNTEN</u> R	Counter Enable		
CNTRSTL	CNTRST _R	Counter Reset		
FT/PIPEL	FT/PIPER	Flow-Through/Pipeline		
V	DD	Power (2.5V)		
V	SS	Ground (0V)		

5654 tbl 01

NOTE:

1. A₁₃ is a NC for IDT70T9159.

Truth Table I—Read/Write and Enable Control(1,2,3)

ŌĒ	CLK	Œ	CE ₁	R/W	I/O ₀₋₈	Mode
Х	1	Н	Х	Х	High-Z	Deselected—Power Down
Х	1	Χ	L	Χ	High-Z	Deselected—Power Down
Х	1	L	Н	L	DATAIN	Write
L	1	L	Н	Н	DATAout	Read
Н	Χ	L	Н	Χ	High-Z	Outputs Disabled

5654 tbl 02

- 1. "H" = V_{IH}, "L" = V_{IL}, "X" = Don't Care. 2. ADS, CNTEN, CNTRST = X.
- 3. $\overline{\text{OE}}$ is an asynchronous input signal.

Truth Table II—Address Counter Control^(1,2)

External Address	Previous Internal Address	Internal Address Used	CLK	ĀDS	CNTEN	CNTRST	I/O ⁽³⁾	MODE
An	Х	An	1	L ⁽⁴⁾	Χ	Н	Dvo (n)	External Address Used
Х	An	An + 1	1	Н	L ⁽⁵⁾	Н	Dvo(n+1)	Counter Enabled—Internal Address generation
Х	An + 1	An + 1	1	Н	Н	Н	Dvo(n+1)	External Address Blocked—Counter disabled (An + 1 reused)
Х	Х	A0	1	Χ	Х	L ⁽⁴⁾	Dvo(0)	Counter Reset to Address 0

NOTES: 5654 tbl 03

1. "H" = VIH, "L" = VIL, "X" = Don't Care.

NOTES:

- 2. \overline{CE}_0 and $\overline{OE} = V_{IL}$; CE1 and R/ $\overline{W} = V_{IH}$.
- 3. Outputs configured in Flow-Through Output mode: if outputs are in Pipelined mode the data out will be delayed by one cycle.
- 4. ADS and CNTRST are independent of all other signals including CEo and CE1.
- 5. The address counter advances if $\overline{\text{CNTEN}} = \text{V}_{\text{IL}}$ on the rising edge of CLK, regardless of all other signals including $\overline{\text{CE}}_{\text{D}}$ and CE1.

Recommended Operating Temperature and Supply Voltage

Grade	Ambient Temperature ⁽¹⁾	GND	V _{DD}
Commercial	0°C to +70°C	0V	2.5V <u>+</u> 100mV
Industrial	-40°C to +85°C	0V	2.5V <u>+</u> 100mV

5654 tbl 04

1. This is the parameter Ta. This is the "instant on" case temperature.

Recommended DC Operating Conditions

Symbol	Parameter	Min.	Тур.	Max.	Unit
VDD	Supply Voltage	2.4	2.5	2.6	V
Vss	Ground	0	0	0	V
V⊪	Input High Voltage	1.7	_	V _{DD} +0.3V ⁽²⁾	٧
VIL	Input Low Voltage	-0.3 ⁽¹⁾		0.7	V

2. VTERM must not exceed VDD +0.3V.

1. $VIL \ge -1.5V$ for pulse width less than 10 ns.

Absolute Maximum Ratings(1)

Symbol	Rating	Commercial & Industrial	Unit
VTERM ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to +3.6	V
TBIAS ⁽³⁾	Temperature Under Bias	-55 to +125	°C
Tstg	Storage Temperature	-65 to +150	°C
Іоит	DC Output Current	50	mA

5654 tbl 06

- NOTES:
 Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- 2. VTERM must not exceed VDD + 0.3.
- 3. Ambient Temperature Under Bias. AC Conditions. Chip Deselected.

Capacitance⁽¹⁾

 $(TA = +25^{\circ}C, f = 1.0MHz)$

Symbol	Parameter	Conditions ⁽²⁾	Max.	Unit
CIN	Input Capacitance	VIN = 0V	9	pF
Cour ⁽²⁾	Output Capacitance	Vout = 0V	10	pF

NOTES:

5654 tbl 07

- These parameters are determined by device characterization, but are not production tested.
- 2. Cout also references CI/O.

5654 tbl 08

5654 tbl 09

DC Electrical Characteristics Over the Operating Temperature Supply Voltage Range (VDD = 2.5V ± 100mV)

			70T91	69/59L	
Symbol	Parameter	Test Conditions	Min.	Max.	Unit
ILI	Input Leakage Current ⁽¹⁾	VDD = 2.6V, VIN = 0V to VDD	_	5	μΑ
llo	Output Leakage Current	$\overline{\text{CE}}$ = VIH or CE1 = VIL, VOUT = 0V to VDD		5	μΑ
Vol	Output Low Voltage	IoL = +2mA	-	0.4	V
Voh	Output High Voltage	IOH = -2mA	2.0	_	V

1. At $Vcc \le 2.0V$ input leakages are undefined.

DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range⁽³⁾ (VDD = 2.5V ± 100mV)

										59/59L7 I Only		59/59L9 & Ind		9/59L12 I Only	
Symbol	Parameter	Test Condition	Versio	on	Typ. ⁽⁴⁾	Max.	Typ. ⁽⁴⁾	Max.	Typ. ⁽⁴⁾	Max.	Unit				
IDD	Dynamic Operating	CEL and CER= VIL,	COM'L	L	80	200	75	175	70	150	mA				
	Current (Both Ports Active)	Outputs Disabled, f = fMAX ⁽¹⁾	IND	L			75	220]				
ISB1	Standby Current	$\overline{CEL} = \overline{CER} = VIH$	COM'L	L	20	60	20	50	20	40	mA				
	(Both Ports - TTL Level Inputs)	$f = fMAX^{(1)}$	IND	L		_	20	70							
ISB2	Standby	CE"A" = VIL and	COM'L	L	50	115	47	100	45	85	mA				
	Current (One Port - TTL Level Inputs)	CE"B" = VIH ⁽⁵⁾ Active Port Outputs Disabled, f=fMAX ⁽¹⁾	IND	L	_	_	47	190	_						
ISB3	Full Standby	Both Ports CEL and	COM'L	L	0.1	3.0	0.1	3.0	0.1	3.0	mA				
	Current (Both Ports - CMOS Level Inputs)	$\overline{CER} \ge VDD - 0.2V,$ $VIN \ge VDD - 0.2V \text{ or}$ $VIN \le 0.2V, f = 0^{(2)}$	IND	L	_	_	0.1	3.0	_	_					
ISB4	Full Standby	\overline{CE} "A" $\leq 0.2V$ and	COM'L	L	50	115	47	100	45	85	mA				
	Current (One Port - CMOS Level Inputs)		IND	L	_	_	47	190	_	_					

NOTES:

- 1. At f = fmax, address and control lines (except Output Enable) are cycling at the maximum frequency clock cycle of 1/tcyc, using "AC TEST CONDITIONS" at input levels of GND to 2.5V.
- 2. f = 0 means no address, clock, or control lines change. Applies only to input at CMOS level standby.
- 3. Port "A" may be either left or right port. Port "B" is the opposite from port "A".
- 4. VDD = 2.5V, TA = 25°C for Typ, and are not production tested. IDD DC(f=0) = 75mA (Typ).
- 5. $\overline{CE}x = VIL \text{ means } \overline{CE}_{0x} = VIL \text{ and } CE_{1x} = VIH$

 $\overline{CE}x = VIH \text{ means } \overline{CE}OX = VIH \text{ or } CE1X = VIL$

 $\begin{array}{l} \overline{\text{CE}} x \leq 0.2 \text{V means } \overline{\text{CE}} 0.2 \text{V and } CE_{1}x \geq \text{V}_{DD} - 0.2 \text{V} \\ \overline{\text{CE}} x \geq \text{V}_{DD} - 0.2 \text{V means } \overline{\text{CE}} 0x \geq \text{V}_{DD} - 0.2 \text{V or } CE_{1}x \leq 0.2 \text{V} \\ \end{array}$

"X" represents "L" for left port or "R" for right port.

AC Test Conditions

Input Pulse Levels	GND to 2.5V
'	
Input Rise/Fall Times	2ns Max.
Input Timing Reference Levels	1.25V
Output Reference Levels	1.25V
Output Load	Figures 1 and 2

5654 tbl 10




Figure 1. AC Output Test load. * (For tckLz, tckHz, toLz, and toHz).




Figure 2. Typical Output Derating (Lumped Capacitive Load).

AC Electrical Characteristics Over the Operating Temperature Range (Read and Write Cycle Timing) $^{(3)}$ (V_{DD} = 2.5V ± 100mV, TA = 0°C to +70°C)

	and write cycle mining) (VBB = 2.5V	70T91	69/59L7 I Only	70T91	69/59L9 & Ind	70T916	9/59L12 I Only	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
tcyc1	Clock Cycle Time (Flow-Through) ⁽²⁾	22		25	_	30	_	ns
tcyc2	Clock Cycle Time (Pipelined) ⁽²⁾	12		15		20	_	ns
tcH1	Clock High Time (Flow-Through) ⁽²⁾	7.5		12		12	_	ns
tal1	Clock Low Time (Flow-Through) ⁽²⁾	7.5		12		12	_	ns
tCH2	Clock High Time (Pipelined) ⁽²⁾	5		6	_	8	_	ns
tal2	Clock Low Time (Pipelined) ⁽²⁾	5	_	6	_	8	_	ns
tr	Clock Rise Time	_	3	_	3	_	3	ns
tr	Clock Fall Time	_	3	_	3	_	3	ns
tsa	Address Setup Time	4		4	_	4	_	ns
tha	Address Hold Time	0		1		1	_	ns
tsc	Chip Enable Setup Time	4		4		4	_	ns
thc	Chip Enable Hold Time	0		1	_	1	_	ns
tsB	Byle Enable Setup Time	4		4	_	4	_	ns
tнв	Byte Enable Hold Time	0		1		1	_	ns
tsw	RW Setup Time	4		4		4	_	ns
thw	R/W Hold Time	0		1		1	_	ns
tsp	Input Data Setup Time	4		4		4	_	ns
thd	Input Data Hold Time	0		1	_	1	_	ns
tsad	ADS Setup Time	4		4	_	4	_	ns
thad	ADS Hold Time	0		1	_	1	_	ns
tscn	CNTEN Setup Time	4		4		4	_	ns
thcn	CNTEN Hold Time	0		1		1	_	ns
tsrst	CNTRST Setup Time	4		4		4		ns
thrst	CNTRST Hold Time	0	_	1	_	1	_	ns
toe	Output Enable to Data Valid	_	7.5		9	_	12	ns
tolz	Output Enable to Output Low-Z ⁽¹⁾	2		2	_	2	_	ns
tонz	Output Enable to Output High-Z ⁽¹⁾	1	7	1	7	1	7	ns
tCD1	Clock to Data Valid (Flow-Through) ⁽²⁾	_	18		20	_	25	ns
tCD2	Clock to Data Valid (Pipelined) ⁽²⁾		7.5		9		12	ns
toc	Data Output Hold After Clock High	2		2		2		ns
tckhz	Clock High to Output High-Z ⁽¹⁾	2	9	2	9	2	9	ns
tcklz	Clock High to Output Low-Z ⁽¹⁾	2		2		2	_	ns
Port-to-Port [Delay							
tcwdd	Write Port Clock High to Read Data Delay	_	28	_	35	_	40	ns
tccs	Clock-to-Clock Setup Time	_	10	_	15	_	15	ns

NOTES:


F/F4 || | 44

^{1.} Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 2). This parameter is guaranteed by device characterization, but is not production tested.


^{2.} The Pipelined output parameters (tcyc2, tcp2) to either the Left or Right ports when FT/PIPE = VIH. Flow-Through parameters (tcyc1, tcp1) apply when FT/PIPE = VIL for that port.

^{3.} All input signals are synchronous with respect to the clock except for the asynchronous Output Enable (OE), FT/PIPER and FT/PIPEL

Timing Waveform of Read Cycle for Flow-Through Output $(\overline{FT}/PIPE"x" = VIL)^{(3,6)}$




Timing Waveform of Read Cycle for Pipelined Operation $(\overline{FT}/PIPE"x" = VIH)^{(3,6)}$




- 1. Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 2).
- 2. $\overline{\text{OE}}$ is asynchronously controlled; all other inputs are synchronous to the rising clock edge.
- 3. ADS = VIL, CNTEN and CNTRST = VIH.
- The output is disabled (High-Impedance state) by Œo = VIH or CE1 = VIL following the next rising edge of the clock. Refer to Truth Table 1.
- 5. Addresses do not have to be accessed sequentially since ADS = VIL constantly loads the address on the rising edge of the CLK; numbers are for reference use only.
- 6. "X" here denotes Left or Right port. The diagram is with respect to that port.

Timing Waveform of a Bank Select Pipelined Read (1,2)




Timing Waveform of Write with Port-to-Port Flow-Through Read^(4,5,7)




- 1. B1 Represents Bank #1; B2 Represents Bank #2. Each Bank consists of one IDT70T9169/59 for this waveform, and are setup for depth expansion in this example. ADDRESS(B1) = ADDRESS(B2) in this situation.
- 2. \overline{OE} and \overline{ADS} = VIL; CE1(B1), CE1(B2), R/W, \overline{CNTEN} , and \overline{CNTRST} = VIH.
- 3. <u>Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 2).</u>
- 4. CEo and ADS = VIL; CE1, CNTEN, and CNTRST = VIH.
- 5. \overline{OE} = V_{IL} for the Right Port, which is being read from. \overline{OE} = V_{IH} for the Left Port, which is being written to.
- If tccs ≤ maximum specified, then data from right port READ is not valid until the maximum specified for tcwpp.
 If tccs > maximum specified, then data from right port READ is not valid until tccs + tcp1. tcwpp does not apply in this case.
- 7. All timing is the same for both Left and Right ports. Port "A" may be either Left or Right port. Port "B" is the opposite from Port "A".


Timing Waveform of Pipelined Read-to-Write-to-Read (**OE** = VIL)(3)




Timing Waveforn of Pipelined Read-to-Write-to-Read (**OE** Controlled)⁽³⁾



- 1. Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 2).
- 2. Output state (High, Low, or High-impedance) is determined by the previous cycle control signals.
- 3. $\overline{\text{CE}}_0$ and $\overline{\text{ADS}} = \text{VIL}$; CE1, $\overline{\text{CNTEN}}$, and $\overline{\text{CNTRST}} = \text{VIH}$. "NOP" is "No Operation".
- 4. Addresses do not have to be accessed sequentially since $\overline{ADS} = V_{IL}$ constantly loads the address on the rising edge of the CLK; numbers are for reference use only.
- 5. "NOP" is "No Operation." Data in memory at the selected address may be corrupted and should be re-written to guarantee data integrity.




Timing Waveform of Flow-Through Read-to-Write-to-Read (**OE** Controlled)⁽³⁾




- 1. Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 2).
- 2. Output state (High, Low, or High-impedance is determined by the previous cycle control signals.
- CEo and ADS = VIL; CE1, CNTEN, and CNTRST = VIH. "NOP" is "No Operation".
- 4. Addresses do not have to be accessed sequentially since $\overline{ADS} = VIL$ constantly loads the address on the rising edge of the CLK; numbers are for reference use only.
- 5. "NOP" is "No Operation." Data in memory at the selected address may be corrupted and should be re-written to guarantee data integrity.

Timing Waveform of Pipelined Read with Address Counter Advance⁽¹⁾




$Timing\ Waveform\ of\ Flow-Through\ Read\ with\ Address\ Counter\ Advance^{(1)}$




- 1. $\overline{\text{CE}}_0$ and $\overline{\text{OE}}$ = Vil., CE1, R/ $\overline{\text{W}}$, and $\overline{\text{CNTRST}}$ = Vil.
- 2. If there is no address change via $\overline{ADS} = VIL$ (loading a new address) or $\overline{CNTEN} = VIL$ (advancing the address), i.e. $\overline{ADS} = VIH$ and $\overline{CNTEN} = VIH$, then the data output remains constant for subsequent clocks.

Timing Waveform of Write with Address Counter Advance (Flow-Through or Pipelined Outputs)⁽¹⁾



Timing Waveform of Counter Reset (Pipelined Outputs)(2)



- 1. \overline{CE}_0 and $R/\overline{W} = V_{IL}$; CE_1 and $\overline{CNTRST} = V_{IH}$.
- 2. $\overline{CE}_0 = VIL$; $CE_1 = VIH$.
- 3. The "Internal Address" is equal to the "External Address" when $\overline{ADS} = VIL$ and equals the counter output when $\overline{ADS} = VIL$
- 4. Addresses do not have to be accessed sequentially since $\overline{ADS} = ViL$ constantly loads the address on the rising edge of the CLK; numbers are for reference use only.
- 5. Output state (High, Low, or High-impedance) is determined by the previous cycle control signals.
- 6. No dead cycle exists during counter reset. A READ or WRITE cycle may be coincidental with the counter reset cycle.
- 7. CNTEN = VIL advances Internal Address from 'An' to 'An +1'. The transition shown indicates the time required for the counter to advance. The 'An +1' Address is written to during this cycle.

A Functional Description

The IDT70T9169/59 provides a true synchronous Dual-Port Static RAM interface. Registered inputs provide minimal set-up and hold times on address, data, and all critical control inputs. All internal registers are clocked on the rising edge of the clock signal, however, the self-timed internal write pulse is independent of the LOW to HIGH transition of the clock signal.

An asynchronous output enable is provided to ease asynchronous bus interfacing. Counter enable inputs are also provided to stall the operation of the address counters for fast interleaved memory applications.

 $\overline{\text{CE}}_0 = \text{VIH}$ or $\text{CE}_1 = \text{VIL}$ for one clock cycle will power down the internal circuitry to reduce static power consumption. Multiple chip enables allow easier banking of multiple IDT70T9169/59's for depth expansion configurations. When the Pipelined output mode is enabled, two cycles are required to get valid data on the outputs.

Depth and Width Expansion

The IDT70T9169/59 features dual chip enables (refer to Truth Table I) in order to facilitate rapid and simple depth expansion with no requirements for external logic. Figure 4 illustrates how to control the various chip enables in order to expand two devices in depth.

The IDT70T9169/59 can also be used in applications requiring expanded width, as indicated in Figure 4. Since the banks are allocated at the discretion of the user, the external controller can be set up to drive the input signals for the various devices as required to allow for 18-bit or wider applications.





Figure 4. Depth and Width Expansion with IDT70T9169/59

NOTE:

1. A₁₄ is for IDT70T9169, A₁₃ is for IDT70T9159.

Ordering Information



NOTE:

1. Contact your local sales office for Industrial temp range in other speeds, packages and powers.

Datasheet Document History

07/08/02: Initial Public Release

08/25/04: Removed "Preliminary" status

 $Page\,5\,\,Updated\,Absolute\,Maximum\,Ratings$

Updated Capacitance table

01/29/09: Page 16 Removed "IDT" from orderable part number



CORPORATE HEADQUARTERS

6024 Silver Creek Valley Road San Jose, CA 95138 for SALES:

800-345-7015 or 408-284-8200 fax: 408-284-2775 www.idt.com

for Tech Support: 408-284-2794 DualPortHelp@idt.com

The IDT logo is a registered trademark of Integrated Device Technology, Inc.