



# LVPECL AND LVDS REPEATER/TRANSLATOR WITH ENABLE

## FEATURES

- Low-Voltage PECL Input and Low-Voltage PECL or LVDS Outputs
- Signaling Rates to 4 Gbps or Clock Rates to 2 GHz
  - 120-ps Output Transition Times
  - Less than 45 ps Total Jitter
  - Less than 630 ps Propagation Delay Times

- 2.5-V or 3.3-V Supply Operation
- 2-mm x 2-mm Small-Outline No-Lead Package

### **APPLICATIONS**

- PECL-to-LVDS Translation
- Data or Clock Signal Amplification


## DESCRIPTION

The SN65LVDS20 and SN65LVP20 are a high-speed differential receiver and driver connected as a repeater. The receiver accepts low-voltage positive-emitter-coupled logic (PECL) at signaling rates up to 4 Gbps and repeats it as either an LVDS or PECL output signal. The signal path through the device is differential for low radiated emissions and minimal added jitter.

The outputs of the SN65LVDS20 are LVDS levels as defined by TIA/EIA-644-A. The outputs of the SN65LVDP20 are compatible with low-voltage PECL levels. A low-level input to  $\overline{EN}$  enables the outputs. A high-level input puts the output into a high-impedance state. Both outputs are designed to drive differential transmission lines with nominally 100- $\Omega$  characteristic impedance.

Both devices provide a voltage reference ( $V_{BB}$ ) of typically 1.35 V below  $V_{CC}$  for use in receiving single-ended PECL input signals. When not used,  $V_{BB}$  should be unconnected or open.

All devices are characterized for operation from -40°C to 85°C.



**FUNCTION DIAGRAM** 




Figure 1. SN65LVDS20 Output Eye Pattern With 4-Gbps PRBS Input



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

#### AVAILABLE OPTIONS<sup>(1)</sup>

INPUT	OUTPUT	PART NUMBER	PART MARKING
Differential	LVDS	SN65LVDS20	E8
Differential	LVPECL	SN65LVP20	E7

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.

## **ABSOLUTE MAXIMUM RATINGS**

over operating free-air temperature range (unless otherwise noted) <sup>(1)</sup>

		UNIT
V <sub>CC</sub>	Supply voltage <sup>(2)</sup>	-0.5 V to 4 V
VI	Input voltage	-0.5 V to V <sub>CC</sub> + 0.5 V
Vo	Output voltage	-0.5 V to V <sub>CC</sub> + 0.5 V
I <sub>O</sub>	V <sub>BB</sub> output current	±0.5 mA
	HBM electrostatic discharge <sup>(3)</sup>	±3 kV
	CDM electrostatic discharge <sup>(4)</sup>	±1500 V
	Continuous power dissipation	See Power Dissipation Ratings Table

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values, except differential voltages, are with respect to network ground (see Figure 2).

(3) Tested in accordance with JEDEC Standard 22, Test Method A114-A-7

(4) Tested in accordance with JEDEC Standard 22, Test Method C101

#### **DISSIPATION RATINGS**

PACKAGE	T <sub>A</sub> < 25℃ POWER RATING	OPERATING FACTOR ABOVE $T_A = 25^{\circ}C$	T <sub>A</sub> = 85°C POWER RATING
DRF	403 mW	4.0 mW/°C	161 mW

#### **RECOMMENDED OPERATING CONDITIONS**

		MIN	NOM	MAX	UNIT
V <sub>CC</sub>	Supply Voltage	2.375	2.5 or 3.3	3.6	V
V <sub>IC</sub>	Common-mode input voltage (V <sub>IA</sub> + V <sub>IB</sub> )/2	1.2		$V_{CC}$ - $(V_{ID}/2)$	V
V <sub>ID</sub>	Differential input voltage magnitude,  V <sub>IA</sub> - V <sub>IB</sub>	0.08		1	V
V <sub>IH</sub>	High-level input voltage, EN	2		V <sub>CC</sub>	V
V <sub>IL</sub>	Low-level input voltage, EN	0		0.8	V
I <sub>O</sub>	Output current to V <sub>BB</sub>	-400 <sup>(1)</sup>		400	μA
RL	Differential load resistance	90		132	Ω
T <sub>A</sub>	Operating free-air temperature	-40		85	°C

(1) The algebraic convention, where the least positive (more negative) value is designated minimum, is used in this data sheet.

## **ELECTRICAL CHARACTERISTICS**

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	<b>TYP</b> <sup>(1)</sup>	MAX	UNIT
		$R_L = 100 \Omega$ , $\overline{EN}$ at 0 V, Other inputs open		35	45	
I <sub>CC</sub>	Supply current	Outputs unloaded, EN at 0 V, Other inputs open		19 24		mA
	Device power dissipation, SN65LVDS20	$R_L = 100 \Omega$ , $\overline{EN}$ at 0 V, 2-GHz 50%-duty-cycle square-wave input		116	160	
P <sub>D</sub> Device power dissipation, SN65LVP20		50 Ω from Y and Z to V <sub>CC</sub> - 2 V, EN at 0 V, 2-GHz 50%-duty-cycle square-wave input		63		mW
V <sub>BB</sub>	Reference voltage	$I_{BB} = \pm 400 \ \mu A$	V <sub>CC</sub> - 1.44	V <sub>CC</sub> - 1.35	V <sub>CC</sub> - 1.25	V
I <sub>IH</sub>	High-level input current, EN	V <sub>I</sub> = 2 V	-20		20	
I <sub>IAH</sub> or I <sub>IBH</sub>	High-level input current, A or B	$V_{I} = V_{CC}$	-20		20	^
I <sub>IL</sub>	Low-level input current, EN	V <sub>I</sub> = 0.8 V	-20		20	μA
$I_{IAL}$ or $I_{IBL}$	Low-level input current, A or B	V <sub>I</sub> = GND	-20		20	
SN65LVDS2	0 OUTPUT CHARACTERISTICS (see	Figure 2)				
V <sub>OD</sub>	Differential output voltage magnitude, $ V_{OY} - V_{OZ} $		247	340	454	mV
$\Delta  V_{OD} $	Change in differential output voltage magnitude between logic states	See Figure 2			50	IIIV
V <sub>OC(SS)</sub>	Steady-state common-mode output voltage (see Figure 3)		1.125		1.375	V
$\Delta V_{OC(SS)}$	Change in steady-state com- mon-mode output voltage between logic states	See Figure 3	-50		50	mV
V <sub>OC(PP)</sub>	Peak-to-peak common-mode output voltage			50	100	
$I_{\rm OYZ}$ or $I_{\rm OZZ}$	High-impedance output current	$\overline{\text{EN}}$ at V <sub>CC</sub> , V <sub>O</sub> = 0 V or V <sub>CC</sub>	-1		1	μA
$I_{\rm OYS}$ or $I_{\rm OZS}$	Short-circuit output current	$\overline{\text{EN}}$ at 0 V, V <sub>OY</sub> or V <sub>OZ</sub> = 0 V	-62		62	
I <sub>OS(D)</sub>	Differential short-circuit output current, $ I_{OY} - I_{OZ} $	$\overline{EN}$ at 0 V, V <sub>OY</sub> = V <sub>OZ</sub>	-12		12	mA
SN65LVP20	OUTPUT CHARACTERISTICS (see F	gure 2)				
V <sub>OYH</sub> or V <sub>OZH</sub>	High-level output voltage	3.3 V; 50 $\Omega$ from Y and Z	V <sub>CC</sub> - 1.05		V <sub>CC</sub> - 0.82	
V <sub>OYL</sub> or V <sub>OZL</sub>	Low-level output voltage	to $V_{CC}$ - 2 V	V <sub>CC</sub> - 1.83		V <sub>CC</sub> - 1.57	
V <sub>OYL</sub> or V <sub>OZL</sub>	Low-level output voltage	2.5 V; 50 $\Omega$ from Y and Z to V_{CC} - 2 V	V <sub>CC</sub> - 1.88		V <sub>CC</sub> - 1.57	V
V <sub>OD</sub>	Differential output voltage magnitude, $ V_{OH} - V_{OL} $		0.6	0.8	1	
I <sub>OYZ</sub> or I <sub>OZZ</sub>	High-impedance output current	$\overline{\text{EN}}$ at V <sub>CC</sub> , V <sub>O</sub> = 0 V or V <sub>CC</sub>	-1		1	μA

(1) Typical values are at room temperature and with a  $V_{CC}$  of 3.3 V.

SLLS620A-JUNE 2004-REVISED SEPTEMBER 2005

### TEXAS INSTRUMENTS www.ti.com

#### SWITCHING CHARACTERISTICS

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT
t <sub>PLH</sub>	Differential propagation delay time, low-to-high-level output		300	450	630	
t <sub>PHL</sub>	Differential propagation delay time, high-level-to-low-level output	See Figure 2 and Figure 4	300	450	630	ps
t <sub>SK(P)</sub>	Pulse skew,  t <sub>PLH</sub> - t <sub>PHL</sub>				20	
	Part-to-part skew <sup>(2)</sup>	V <sub>CC</sub> = 3.3 V			80	20
t <sub>SK(PP)</sub>	Fait-to-pait skew	$V_{CC} = 2.5 V$			130	ps
	200% to 800% differential signal rise time	LVDS, See Figure 2 and Figure 4		85	115	
t <sub>r</sub>	20%-to-80% differential signal rise time	LVPECL, See Figure 2 and Figure 4		92	120	ps
	200/ to 200/ differential signal fall time LVDS, See Figure 2 and Figure 4			85	115	
t <sub>f</sub>	20%-to-80% differential signal fall time	LVPECL, See Figure 2 and Figure 4	92		120	ps
t <sub>jit(per)</sub>	RMS period jitter <sup>(3)</sup>	2-GHz 50%-duty-cycle square-wave input,		2	3	
t <sub>jit(cc)</sub>	Peak cycle-to-cycle jitter (4)	See Figure 5		13	16	ps
t <sub>jit(p-p)</sub>	Peak-to-peak jitter	LVDS; 4 Gbps PRBS, 2 <sup>23</sup> - 1 run length, See Figure 5		37	45	ps
	Intrincia aboog iitter	155.52 MHz		0.62		
t <sub>jit(ph)</sub>	Intrinsic phase jitter	622.08 MHz		0.14		ps
t <sub>PHZ</sub>	Propagation delay time, high-level-to-high-impedance output				30	
t <sub>PLZ</sub>	Propagation delay time, low-level-to-high-impedance output				30	
t <sub>PZH</sub>	Propagation delay time, high-impedance-to-high-level output	See Figure 2 and Figure 6			30	ns
t <sub>PZL</sub>	Propagation delay time, high-impedance-to-low-level output				30	


(1) Typical values are at room temperature and with a  $V_{CC}$  of 3.3 V.

(2) Part-to-part skew is the magnitude of the difference in propagation delay times between any specified terminals of two devices when both devices operate with the same supply voltages, at the same temperature, and have identical packages and test circuits.

(3) Period jitter is the deviation in cycle time of a signal with respect to the ideal period over a random sample of 100,000 cycles.

(4) Cycle-to-cycle jitter is the variation in cycle time of a signal between adjacent cycles, over a random sample of 1,000 adjacent cycle pairs.

#### PARAMETER MEASUREMENT INFORMATION



- (1)  $C_L$  is the instrumentation and test fixture capacitance.
- (2) S1 is open for the SN65LVDS20 and closed for the SN65LVP20.

#### Figure 2. Output Voltage Test Circuit and Voltage and Current Definitions

## PARAMETER MEASUREMENT INFORMATION (continued)




Figure 4. Propagation Delay and Transition Time Test Waveforms




Figure 5. Jitter Measurement Setup

SN65LVDS20 SN65LVP20 SLLS620A-JUNE 2004-REVISED SEPTEMBER 2005

# PARAMETER MEASUREMENT INFORMATION (continued)





Figure 6. Enable and Disable Time Test Waveforms

Α	В	EN	Y	Z
Н	Н	L	?	?
L	Н	L	L	Н
Н	L	L	н	L
L	L	L	?	?
Х	Х	Н	Z	Z
Open	Open	L	?	?
Х	Х	Open	?	?

## **DEVICE INFORMATION**

FUNCTION TABLE<sup>(1)</sup>

(1) H = high, L = low, Z = high impedance, ? = indeterminate TOP VIEW



#### BOTTOM VIEW

### Package Pin Assignments - Numerical Listing


PIN	SIGNAL	PIN	SIGNAL
1	NC	6	Z
2	А	7	Y
3	В	8	V <sub>CC</sub>
4	V <sub>BB</sub>	9	GND
5	EN		

## Package Pin Assignments - Alphabetical Listing

SIGNAL	PIN	SIGNAL	PIN
A	2	V <sub>BB</sub>	4
В	3	V <sub>CC</sub>	8
EN	5	Y	7
GND	9	Z	6
NC	1		





#### **TYPICAL CHARACTERISTICS**







### TYPICAL CHARACTERISTICS (continued)












Scale = 75 mV/div

Scale = 50 ps/div

Figure 17. LVDS20 4-Gbps, 2<sup>23</sup> - 1 PRBS




Scale = 50 ps/div

Scale = 175 mV/div

Figure 18. LVP20 4-Gbps, 2<sup>23</sup> - 1 PRBS



**TYPICAL CHARACTERISTICS (continued)** 



PHASE NOISE OF SN65LVP20








Figure 20. Frequency Offset From 622.08 MHz Carrier

## EQUIVALENT INPUT AND OUTPUT SCHEMATIC DIAGRAMS











# THERMAL PAD MECHANICAL DATA


# DRF (S-PDSO-N8)

#### THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB), the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to a ground plane or special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, Quad Flatpack No-Lead Logic Packages, Texas Instruments Literature No. SCBA017. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.





NOTE: All linear dimensions are in millimeters

Exposed Thermal Pad Dimensions

W TEXAS

#### PACKAGING INFORMATION

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
SN65LVDS20DRFR	ACTIVE	SON	DRF	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65LVDS20DRFRG4	ACTIVE	SON	DRF	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65LVDS20DRFT	ACTIVE	SON	DRF	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65LVDS20DRFTG4	ACTIVE	SON	DRF	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65LVP20DRFR	ACTIVE	SON	DRF	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65LVP20DRFRG4	ACTIVE	SON	DRF	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65LVP20DRFT	ACTIVE	SON	DRF	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65LVP20DRFTG4	ACTIVE	SON	DRF	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details. TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.


**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TEXAS INSTRUMENTS www.ti.com

## TAPE AND REEL INFORMATION





# QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal Device		Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN65LVDS20DRFR	SON	DRF	8	3000	330.0	8.8	2.3	2.3	1.0	4.0	8.0	Q2
SN65LVDS20DRFT	SON	DRF	8	250	330.0	8.8	2.3	2.3	1.0	4.0	8.0	Q2
SN65LVP20DRFR	SON	DRF	8	3000	330.0	8.8	2.3	2.3	1.0	4.0	8.0	Q2
SN65LVP20DRFT	SON	DRF	8	250	330.0	8.8	2.3	2.3	1.0	4.0	8.0	Q2



# PACKAGE MATERIALS INFORMATION

11-Mar-2008




\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN65LVDS20DRFR	SON	DRF	8	3000	337.0	343.0	29.0
SN65LVDS20DRFT	SON	DRF	8	250	337.0	343.0	29.0
SN65LVP20DRFR	SON	DRF	8	3000	337.0	343.0	29.0
SN65LVP20DRFT	SON	DRF	8	250	337.0	343.0	29.0

# **MECHANICAL DATA**

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. The Package thermal pad must be soldered to the board for thermal and mechanical performance.
- See product data sheet for details regarding the exposed thermal pad dimensions.
- D. Falls within JEDEC MO-229.





# THERMAL PAD MECHANICAL DATA


# DRF (S-PDSO-N8)

#### THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, Quad Flatpack No-Lead Logic Packages, Texas Instruments Literature No. SCBA017. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View

NOTE: All linear dimensions are in millimeters

Exposed Thermal Pad Dimensions

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Clocks and Timers	www.ti.com/clocks	Digital Control	www.ti.com/digitalcontrol
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
RFID	www.ti-rfid.com	Telephony	www.ti.com/telephony
RF/IF and ZigBee® Solutions	www.ti.com/lprf	Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2008, Texas Instruments Incorporated