SCLS424E - JUNE 1998 - REVISED FEBRUARY 2002

- Operating Range 2-V to 5.5-V V<sub>CC</sub>
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
  - ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)
  - 1000-V Charged-Device Model (C101)

#### description

The 'AHC367 devices are hex buffers and line drivers designed for 2-V to 5.5-V  $V_{CC}$  operation.

These devices are designed specifically to improve both the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters. The 'AHC367 devices are organized as dual 4-line and 2-line buffers/drivers with active-low output-enable (1OE and 2OE) inputs. When OE is low, the device passes noninverted data from the A inputs to the Y outputs. When OE is high, the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to V<sub>CC</sub> through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

SN54AHC367 J OR W PACKAGE
SN74AHC367 D, DB, DGV, N, OR PW PACKAGE
(TOP VIEW)

SN54AHC367 . . . FK PACKAGE (TOP VIEW)

	141 10E Vcc 20E	
1Y1 1A2 NC 1Y2	] 4 <sup>3 2 1 20 19</sup> 18 2 2A2	2
1A2	] 5 17 [] 2Y2	2
NC	] 6 16 <b>[</b> NC	
1Y2	] 7 15 [ 2A1	
1A3	] 8 14 <mark>[</mark> 2Y1	
	Υ3 NC A4	
	÷ č < ć <	

NC - No internal connection

TA	PACKA	GE <sup>†</sup>	ORDERABLE PART NUMBER	TOP-SIDE MARKING
	PDIP – N	Tube	SN74AHC367N	SN74AHC367N
	SOIC – D	Tube	SN74AHC367D	AHC367
-40°C to 85°C	3010 - 0	Tape and reel	SN74AHC367DR	Anosor
-40 0 10 03 0	SSOP – DB	Tape and reel	SN74AHC367DBR	HA367
	TSSOP – PW	Tape and reel	SN74AHC367PWR	HA367
	TVSOP – DGV	Tape and reel	SN74AHC367DGVR	HA367
	CDIP – J	Tube	SNJ54AHC367J	SNJ54AHC367J
–55°C to 125°C	CFP – W	Tube	SNJ54AHC367W	SNJ54AHC367W
	LCCC – FK	Tube	SNJ54AHC367FK	SNJ54AHC367FK

#### **ORDERING INFORMATION**

<sup>†</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




Copyright © 2002, Texas Instruments Incorporated

SCLS424E - JUNE 1998 - REVISED FEBRUARY 2002

FUNCTION TABLE (each buffer/driver)									
INP	UTS	OUTPUT							
ŌĒ	Α	Y							
L	Н	Н							
L	L	L							
н	Х	Z							

#### logic diagram (positive logic)



Pin numbers shown are for the D, DB, DGV, J, N, PW, and W packages.

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, V <sub>CC</sub> Input voltage range, V <sub>I</sub> (see Note 1) Output voltage range, V <sub>O</sub> (see Note 1)	······	–0.5 V to 7 V 0.5 V to V <sub>CC</sub> + 0.5 V
Input clamp current, $I_{IK}$ ( $V_I < 0$ )		
Output clamp current, $I_{OK}$ (V <sub>O</sub> < 0 or V <sub>O</sub> > V <sub>CC</sub>		
Continuous output current, $I_O (V_O = 0 \text{ to } V_{CC})$		
Continuous current through $V_{CC}$ or GND		
Package thermal impedance, $\theta_{JA}$ (see Note 2):		
	DB package	
	DGV package	120°C/W
	N package	67°C/W
	PW package	108°C/W
Storage temperature range, T <sub>stg</sub>		

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51-7.



SCLS424E - JUNE 1998 - REVISED FEBRUARY 2002

#### recommended operating conditions (see Note 3)

			SN54A	HC367	SN74A	HC367	
			MIN	MAX	MIN	MAX	UNIT
VCC	Supply voltage		2	5.5	2	5.5	V
		V <sub>CC</sub> = 2 V	1.5		1.5		
VIH	High-level input voltage	V <sub>CC</sub> = 3 V	2.1		2.1		V
		V <sub>CC</sub> = 5.5 V	3.85		3.85		
		$V_{CC} = 2 V$		0.5		0.5	
VIL	Low-level input voltage	$V_{CC} = 3 V$		0.9		0.9	V
		V <sub>CC</sub> = 5.5 V		1.65		1.65	
VI	Input voltage		0	5.5	0	5.5	V
VO	Output voltage		0	VCC	0	VCC	V
		$V_{CC} = 2 V$	20	-50		-50	μA
IОН	High-level output current	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$	4	-4		-4	mA
		$V_{CC}$ = 5 V ± 0.5 V		-8	MIN      MAX        5      2      5.5        1.5	mA	
		$V_{CC} = 2 V$		50		50	μΑ
IOL	Low-level output current	$V_{CC}$ = 3.3 V ± 0.3 V		4		4	A
		$V_{CC}$ = 5 V ± 0.5 V		8		8	mA
A #/ A	Insuit transition rise or fell rate	$V_{CC}$ = 3.3 V ± 0.3 V		100		100	<b>~~</b> \/
Δt/Δv	Input transition rise or fall rate $V_{CC} = 5 V \pm 0.5 V$			20		20	ns/V
TA	Operating free-air temperature	·	-55	125	-40	85	°C

NOTE 3: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	Vaa	T,	<b>₄ = 25°</b> Ω	;	SN54A	HC367	SN74A	LINUT	
PARAMETER	TEST CONDITIONS	Vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
		2 V	1.9	2		1.9		1.9		
	I <sub>OH</sub> = -50 μA	3 V	2.9	3		2.9		2.9		
∨он		4.5 V	4.4	4.5		4.4		4.4		V
	$I_{OH} = -4 \text{ mA}$	3 V	2.58			2.48		2.48		
	$I_{OH} = -8 \text{ mA}$	4.5 V	3.94			3.8		3.8		
		2 V			0.1		0.1		0.1	
	I <sub>OL</sub> = 50 μA	3 V			0.1		0.1		0.1	
VOL		4.5 V			0.1		0.1		0.1	V
	I <sub>OL</sub> = 4 mA	3 V			0.36	(C)	0.5		0.44	
	I <sub>OL</sub> = 8 mA	4.5 V			0.36	00	0.5		0.44	
l	VI = 5.5 V or GND	0 V to 5.5 V			±0.1	40	±1*		±1	μA
loz	$\frac{V_{I}}{OE} = V_{CC} \text{ or GND}, V_{O} = V_{CC} \text{ or GND},$	5.5 V			±0.25		±2.5		±2.5	μA
ICC	$V_{I} = V_{CC} \text{ or GND}, \qquad I_{O} = 0$	5.5 V			4		40		40	μΑ
Ci	$V_I = V_{CC}$ or GND	5 V		3	10				10	pF
Co	$V_{O} = V_{CC}$ or GND	5 V		5.1						pF

\* On products compliant to MIL-PRF-38535, this parameter is not production tested at  $V_{CC} = 0 V$ .

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



SCLS424E - JUNE 1998 - REVISED FEBRUARY 2002

# switching characteristics over recommended operating free-air temperature range, $V_{CC}$ = 3.3 V $\pm$ 0.3 V (unless otherwise noted) (see Figure 1)

	-			-	-						
PARAMETER	FROM	то	LOAD	Τ <sub>4</sub>	λ = 25°C	;	SN54A	HC367	SN74A	HC367	UNIT
FARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	
<sup>t</sup> PLH	А	Y	C <sub>I</sub> = 15 pF		4.7*	8.3*	1*	10*	1	10	ns
<sup>t</sup> PHL	A	T	CL = 15 pr		4.7*	83*	1*	10*	1	10	115
<sup>t</sup> PZH	OE	Y	C <sub>I</sub> = 15 pF		5.1*	10.5*	1*	12.5*	1	12.5	ns
<sup>t</sup> PZL	ÛE	r	0 <sub>L</sub> = 15 pr		5.1*	10.5*	1*	12.5*	1	12.5	115
<sup>t</sup> PHZ	ŌĒ	Y	C <sub>I</sub> = 15 pF		4*	10.5*	1*	12.5*	1	12.5	ns
<sup>t</sup> PLZ		UE	I	Ο <u>Γ</u> = 15 με		4.9*	10.5*	1*	12.5*	1	12.5
<sup>t</sup> PLH	А	Y	$C_{\rm L} = 50  \rm pE$		6.1	11.8	t)	13.5	1	13.5	ns
<sup>t</sup> PHL	A	T	C <sub>L</sub> = 50 pF		6.2	11.8	$\tau_{\overline{Q}}$	13.5	1	13.5	115
<sup>t</sup> PZH	ŌĒ	Y	C <sub>I</sub> = 50 pF		6.4	14	A 1	16	1	16	ns
<sup>t</sup> PZL	0E	I	CL = 30 pr		6.8	14	<b>×</b> 1	16	1	16	115
<sup>t</sup> PHZ	ŌE	Y	C <sub>L</sub> = 50 pF		6.2	13.6	1	15.5	1	15.5	ns
tPLZ	UE	1	0 <u> </u>		7.3	13.6	1	15.5	1	15.5	115

\* On products compliant to MIL-PRF-38535, this parameter is not production tested.

#### switching characteristics over recommended operating free-air temperature range, $V_{CC} = 5 \ V \pm 0.5 \ V$ (unless otherwise noted) (see Figure 1)

	FROM	то	LOAD	T <sub>A</sub> = 25°C		SN54A	HC367	SN74A	HC367	LINUT	
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
<sup>t</sup> PLH		Y	C <sub>I</sub> = 15 pF		3.4*	5.9*	1*	7*	1	7	ns
<sup>t</sup> PHL	A	T	CL = 15 pr		3.6*	5.9*	1*	7*	1	7	115
<sup>t</sup> PZH	OE	Y	C <sub>I</sub> = 15 pF		3.6*	7.2*	1*	8.5*	1	8.5	ns
<sup>t</sup> PZL	UE	T	CL = 15 pr		3.8*	7.2*	1*	8.5*	1	8.5	115
<sup>t</sup> PHZ	OE	Y	C <sub>I</sub> = 15 pF		2.6*	7.2*	0*	8.5*	0	8.5	ns
<sup>t</sup> PLZ		I	0 <u>[</u> = 13 pi		2.6*	7.2*	0*	8.5*	0	8.5	115
<sup>t</sup> PLH	А	Y	$C_{\rm L} = 50  \rm pF$		4.3	7.9	5	9	1	9	
<sup>t</sup> PHL	A	T	C <sub>L</sub> = 50 pF		4.5	7.9	$\tau_{Q}$	9	1	9	ns
<sup>t</sup> PZH	OE	Y	$C_{\rm L} = 50  \rm pE$		4.6	9.2	A 1	10.5	1	10.5	ns
<sup>t</sup> PZL	OE	r I	C <sub>L</sub> = 50 pF		4.9	9.2	1	10.5	1	10.5	115
<sup>t</sup> PHZ	OE	Y	C <sub>L</sub> = 50 pF		3.4	9.2	0	10.5	0	10.5	ns
<sup>t</sup> PLZ			0L = 30 pF		4.5	9.2	0	10.5	0	10.5	115

\* On products compliant to MIL-PRF-38535, this parameter is not production tested.

### noise characteristics, V\_{CC} = 5 V, C\_L = 50 pF, T\_A = 25^{\circ}C (see Note 4)

	PARAMETER				UNIT
	FARAMETER	MIN	MIN TYP MAX		
VOL(P)	Quiet output, maximum dynamic V <sub>OL</sub>		0.9		V
VOL(V)	Quiet output, minimum dynamic V <sub>OL</sub>		-0.8		V
VOH(V)	Quiet output, minimum dynamic V <sub>OH</sub>		4.2		V
VIH(D)	High-level dynamic input voltage	3.5			V
V <sub>IL(D)</sub>	Low-level dynamic input voltage			1.5	V

NOTE 4: Characteristics are for surface-mount packages only.


PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas instruments reserves the right to change or discontinue these products without notice.



SCLS424E - JUNE 1998 - REVISED FEBRUARY 2002

#### operating characteristics, V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C

	PARAMETER				TYP	UNIT
C <sub>pd</sub>	Power dissipation capacitance	Outputs enabled	No load,	f = 1 MHz	22.4	pF



NOTES: A. Cl includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz, Z<sub>O</sub> = 50  $\Omega$ , t<sub>r</sub>  $\leq$  3 ns, t<sub>f</sub>  $\leq$  3 ns.

D. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



www.ti.com

11-Nov-2009

#### **PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
SN74AHC367D	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74AHC367DE4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74AHC367DG4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74AHC367DR	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74AHC367DRE4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74AHC367DRG4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74AHC367N	ACTIVE	PDIP	Ν	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SN74AHC367NE4	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SN74AHC367PWR	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74AHC367PWRE4	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74AHC367PWRG4	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details. TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI



www.ti.com

to Customer on an annual basis.

### PACKAGE OPTION ADDENDUM

11-Nov-2009


### PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

#### TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74AHC367DR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
SN74AHC367PWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

TEXAS INSTRUMENTS

www.ti.com

### PACKAGE MATERIALS INFORMATION

30-Jul-2010



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74AHC367DR	SOIC	D	16	2500	333.2	345.9	28.6
SN74AHC367PWR	TSSOP	PW	16	2000	346.0	346.0	29.0

### N (R-PDIP-T\*\*)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN




NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- $\triangle$  The 20 pin end lead shoulder width is a vendor option, either half or full width.



D (R-PDSO-G16)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 (0,15) per end.
- Body width does not include interlead flash. Interlead flash shall not exceed .017 (0,43) per side.
- E. Reference JEDEC MS-012 variation AC.



4211283-4/B 09/10

## D (R-PDSO-G16) PLASTIC SMALL OUTLINE Stencil Openings (Note D) Example Board Layout (Note C) -16x0,55 - 14x1,27 -14x1,27 16x1,95 4,80 4,80 Example Non Soldermask Defined Pad Example Pad Geometry (See Note C) 0,60 Example 2,00

Solder Mask Opening (See Note E)

NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

← 0,07 All Around

- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
  E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



### **MECHANICAL DATA**

MTSS001C - JANUARY 1995 - REVISED FEBRUARY 1999

### PW (R-PDSO-G\*\*)

#### PLASTIC SMALL-OUTLINE PACKAGE

14 PINS SHOWN




NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-153



### LAND PATTERN DATA



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
  E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DLP® Products	www.dlp.com	Communications and Telecom	www.ti.com/communications
DSP	dsp.ti.com	Computers and Peripherals	www.ti.com/computers
Clocks and Timers	www.ti.com/clocks	Consumer Electronics	www.ti.com/consumer-apps
Interface	interface.ti.com	Energy	www.ti.com/energy
Logic	logic.ti.com	Industrial	www.ti.com/industrial
Power Mgmt	power.ti.com	Medical	www.ti.com/medical
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
RFID	www.ti-rfid.com	Space, Avionics & Defense	www.ti.com/space-avionics-defense
RF/IF and ZigBee® Solutions	www.ti.com/lprf	Video and Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless-apps

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2010, Texas Instruments Incorporated