

www.ti.com

25-BIT CONFIGURABLE REGISTERED BUFFER

FEATURES

- Member of the Texas Instruments Widebus+™ Family
- Pinout Optimizes DDR2 DIMM PCB Layout
- Configurable as 25-Bit 1:1 or 14-Bit 1:2 Registered Buffer
- Chip-Select Inputs Gate the Data Outputs from Changing State and Minimizes System Power Consumption
- Output Edge-Control Circuitry Minimizes Switching Noise in an Unterminated Line
- Supports SSTL_18 Data Inputs
- Differential Clock (CLK and CLK) Inputs
- Supports LVCMOS Switching Levels on the Control and RESET Inputs
- RESET Input Disables Differential Input Receivers, Resets All Registers, and Forces All Outputs Low

DESCRIPTION

This 25-bit 1:1 or 14-bit 1:2 configurable registered buffer is designed for 1.7-V to 1.9-V VCC operation. In the 1:1 pinout configuration, only one device per DIMM is required to drive nine SDRAM loads. In the 1:2 pinout configuration, two devices per DIMM are required to drive 18 SDRAM loads.

All inputs are SSTL_18, except the reset (RESET) and control (Cn) inputs, which are LVCMOS. All outputs are edge-controlled circuits optimized for unterminated DIMM loads and meet SSTL_18 specifications, except the open-drain error (QERR) output.

The 74SSTUB32864A operates from a differential clock (CLK and CLK). Data are registered at the crossing of CLK going high and CLK going low.

The C0 input controls the pinout configuration of the 1:2 pinout from register-A configuration (when low) to register-B configuration (when high). The C1 input controls the pinout configuration from 25-bit 1:1 (when low) to 14-bit 1:2 (when high). C0 and C1 should not be switched during normal operation. They should be hard-wired to a valid low or high level to configure the register in the desired mode. In the 25-bit 1:1 pinout configuration, the A6, D6, and H6 terminals are driven low and are do-not-use (DNU) pins.

In the DDR2 RDIMM application, RESET is specified to be completely asynchronous with respect to CLK and CLK. Therefore, no timing relationship can be ensured between the two. When entering reset, the register is cleared, and the data outputs are driven low quickly, relative to the time required to disable the differential input receivers. However, when coming out of reset, the register becomes active quickly, relative to the time required to enable the differential input receivers. As long as the data inputs are low, and the clock is stable during the time from the low-to-high transition of RESET until the input receivers are fully enabled, the design of the 74SSTUB32864A ensures that the outputs remain low, thus ensuring there will be no glitches on the output.

To ensure defined outputs from the register before a stable clock has been supplied, RESET must be held in the low state during power up.

The device supports low-power standby operation. When $\overline{\text{RESET}}$ is low, the differential input receivers are disabled, and undriven (floating) data, clock, and reference voltage (V_{REF}) inputs are allowed. In addition, when RESET is low, all registers are reset and all outputs are forced low. The LVCMOS RESET and Cn inputs always must be held at a valid logic high or low level.

ORDERING INFORMATION

| T _A | PACK | AGE ⁽¹⁾ | ORDERABLE PART NUMBER | TOP-SIDE MARKING |
|----------------|-----------|--------------------|-----------------------|------------------|
| 0°C to 70°C | LFBGA-ZKE | Tape and reel | 74SSTUB32864AZKER | SB864A |

Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus+ is a trademark of Texas Instruments.




DESCRIPTION (CONTINED)

The device also supports low-power active operation by monitoring both system chip select (\overline{DCS} and \overline{CSR}) inputs and gates the Qn outputs from changing states when both \overline{DCS} and \overline{CSR} inputs are high. If either DCS or CSR input is low, the Qn outputs function normally. The \overline{RESET} input has priority over the \overline{DCS} and \overline{CSR} control and, when driven low, forces the Qn outputs low. If the \overline{DCS} control functionality is not desired, the \overline{CSR} input can be hard-wired to ground, in which case the setup-time requirement for \overline{DCS} is the same as for the other D data inputs. To control the low-power mode with \overline{DCS} only, the \overline{CSR} input should be pulled up to V_{CC} through a pullup resistor.

The two V_{REF} pins (A3 and T3) are connected together internally by approximately 150 Ω . However, it is necessary to connect only one of the two V_{REF} pins to the external V_{REF} power supply. An unused V_{REF} pin should be terminated with a V_{REF} coupling capacitor.







Terminal Assignments for 1:1 Register-A (C0 = 0, C1 = 0)

| | • | _ | • | • | | |
|---|-----------|----------|------------------|-----------------|-----------|-----|
| | 1 | 2 | 3 | 4 | 5 | 6 |
| Α | D1 (DCKE) | NC | V_{REF} | V _{cc} | Q1 (QCKE) | DNU |
| В | D2 | D15 | GND | GND | Q2 | Q15 |
| s | D3 | D16 | V _{CC} | V _{cc} | Q3 | Q16 |
| D | D4 (DODT) | NC | GND | GND | Q4 (QODT) | DNU |
| E | D5 | D17 | V _{CC} | V _{cc} | Q5 | Q17 |
| F | D6 | D18 | GND | GND | Q6 | Q18 |
| G | NC | RESET | V _{CC} | V _{cc} | C1 | C0 |
| Н | CLK | D7 (DCS) | GND | GND | Q7 (QCS) | DNU |
| J | CLK | CSR | V _{CC} | V _{CC} | NC | NC |
| K | D8 | D19 | GND | GND | Q8 | Q19 |
| L | D9 | D20 | V _{CC} | V _{CC} | Q9 | Q20 |
| M | D10 | D21 | GND | GND | Q10 | Q21 |
| N | D11 | D22 | V _{CC} | V _{cc} | Q11 | Q22 |
| Р | D12 | D23 | GND | GND | Q12 | Q23 |
| R | D13 | D24 | V _{CC} | V _{cc} | Q13 | Q24 |
| Т | D14 | D25 | V _{REF} | V _{cc} | Q14 | Q25 |


Each pin name in parentheses indicates the DDR2 DIMM signal name.

DNU - Do not use

NC - No internal connection



Logic Diagram for 1:1 Register Configuration (Positive Logic); C0 = 0, C1 = 0



To 21 Other Channels (D3, D5, D6, D8-D25)



ZKE PACKAGE (TOP VIEW)


| | | 1 | 2 | 3 | 4 | 5 | 6 |
|---|---|----|----|----|----|----|------------|
| Α | / | () | () | () | () | () | \bigcirc |
| В | | () | () | () | () | () | () |
| С | | () | () | () | () | () | () |
| D | | () | () | () | () | () | () |
| Е | | () | () | () | () | () | () |
| F | | () | () | () | () | () | () |
| G | | () | () | () | () | () | () |
| Н | | () | () | () | () | () | () |
| J | | () | () | () | () | () | () |
| K | | () | () | () | () | () | () |
| L | | () | () | () | () | () | () |
| М | | () | () | () | () | () | () |
| N | | () | () | () | () | () | () |
| Р | | () | () | () | () | () | () |
| R | | () | () | () | () | () | () |
| Т | | () | () | () | () | () | () |
| | / | | | | | | / |

| | 1 | 2 | 3 | 4 | 5 | 6 |
|---|-----------|----------|------------------|-----------------|-------------|-------------|
| Α | D1 (DCKE) | NC | V_{REF} | V _{cc} | Q1A (QCKEA) | Q1B (QCKEB) |
| В | D2 | DNU | GND | GND | Q2A | Q2B |
| s | D3 | DNU | V_{CC} | V_{CC} | Q3A | Q3B |
| D | D4 (DODT) | NC | GND | GND | Q4A (QODTA) | Q4B(QODTB) |
| Ε | D5 | DNU | V_{CC} | V _{CC} | Q5A | Q5B |
| F | D6 | DNU | GND | GND | Q6A | Q6B |
| G | NC | RESET | V_{CC} | V_{CC} | C1 | C0 |
| Н | CLK | D7 (DCS) | GND | GND | Q7A (QCSA) | Q7B (QCSB) |
| J | CLK | CSR | V_{CC} | V_{CC} | NC | NC |
| K | D8 | DNU | GND | GND | Q8A | Q8B |
| L | D9 | DNU | V_{CC} | V_{CC} | Q9A | Q9B |
| М | D10 | DNU | GND | GND | Q10A | Q10B |
| N | D11 | DNU | V_{CC} | V_{CC} | Q11A | Q11B |
| Р | D12 | DNU | GND | GND | Q12A | Q12B |
| R | D13 | DNU | V_{CC} | V_{CC} | Q13A | Q13B |
| Т | D14 | DNU | V _{REF} | V _{CC} | Q14A | Q14B |

Each pin name in parentheses indicates the DDR2 DIMM signal name. DNU - Do not use NC - No internal connection




Logic Diagram for 1:2 Register-A Configuration (Positive Logic); C0 = 0, C1 = 1



To 10 Other Channels (D3, D5, D6, D8-D14)





Terminal Assignments for 1:2 Register-b (C0 = 1, C1 = 1)


| | 1 | 2 | 3 | 4 | 5 | 6 |
|---|------------|----------|-----------------|-----------------|--------------|--------------|
| Α | D1 | NC | V_{REF} | V _{CC} | Q1A | Q1B |
| В | D2 | DNU | GND | GND | Q2A | Q2B |
| s | D3 | DNU | V _{CC} | V _{CC} | Q3A | Q3B |
| D | D4 | NC | GND | GND | Q4A | Q4B |
| Е | D5 | DNU | V _{CC} | V _{CC} | Q5A | Q5B |
| F | D6 | DNU | GND | GND | Q6A | Q6B |
| G | NC | RESET | V _{CC} | V _{CC} | C1 | C0 |
| Н | CLK | D7 (DCS) | GND | GND | Q7A (QCSA) | Q7B (QCSB) |
| J | CLK | CSR | V _{CC} | V _{CC} | NC | NC |
| K | D8 | DNU | GND | GND | Q8A | Q8B |
| L | D9 | DNU | V _{CC} | V _{CC} | Q9A | Q9B |
| M | D10 | DNU | GND | GND | Q10A | Q10B |
| N | D11 (DODT) | DNU | V _{CC} | V _{CC} | Q11A (QODTA) | Q11B (QODTB) |
| Р | D12 | DNU | GND | GND | Q12A | Q12B |
| R | D13 | DNU | V _{CC} | V _{CC} | Q13A | Q13B |
| Т | D14 (DCKE) | DNU | V_{REF} | V _{CC} | Q14A (QCKEA) | Q14B (QCKEB) |

Each pin name in parentheses indicates the DDR2 DIMM signal name. $\ensuremath{\mathsf{DNU}}$ - $\ensuremath{\mathsf{Do}}$ not use

NC - No internal connection



Logic Diagram for 1:2 Register-B Configuration C0 = 1, C1 = 1



To 10 Other Channels (D2-D6, D8-D10, D12-D13)



TERMINAL FUNCTIONS

| TERMINAL NAME | DESCRIPTION | ELECTRICAL CHARACTERISTICS |
|-----------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------|----------------------------|
| GND | Ground | Ground input |
| V _{CC} | Power-supply voltage | 1.8 V nominal |
| V_{REF} | Input reference voltage | 0.9 V nominal |
| CLK | Positive master clock input | Differential input |
| CLK | Negative master clock input | Differential input |
| C0, C1 | Configuration control input. Register A or Register B and 1:1 mode or 1:2 mode select. | LVCMOS inputs |
| RESET | Asynchronous reset input. Resets registers and disables V _{REF} , data, and clock differential-input receivers. When RESET is low, all Q outputs are forced low. | LVCMOS input |
| D1-D25 | Data input. Clocked in on the crossing of the rising edge of CLK and the falling edge of CLK. | SSTL_18 inputs |
| CSR, DCS | Chip select inputs. Disables D1–D25 ⁽¹⁾ outputs switching when both inputs are high | SSTL_18 inputs |
| DODT | The outputs of this register bit will not be suspended by the DCS and CSR control. | SSTL_18 input |
| DCKE | The outputs of this register bit will not be suspended by the DCS and CSR control. | SSTL_18 input |
| Q1-Q25 ⁽²⁾ | Data outputs that are suspended by the $\overline{\text{DCS}}$ and $\overline{\text{CSR}}$ control. | 1.8 V CMOS outputs |
| QCS | Data output that will not be suspended by the DCS and CSR control | 1.8 V CMOS output |
| QODT | Data output that will not be suspended by the DCS and CSR control | 1.8 V CMOS output |
| QCKE | Data output that will not be suspended by the DCS and CSR control | 1.8 V CMOS output |
| NC | No internal connection | |
| DNU | Do not use. Inputs are in standby-equivalent mode, and outputs are driven low. | |

- (1) Data inputs = D2, D3, D5, D6, D8-D25 when C0 = 0 and C1 = 0
 Data inputs = D2, D3, D5, D6, D8-D14 when C0 = 0 and C1 = 1
 Data inputs = D1-D6, D8-D10, D12, D13 when C0 = 1 and C1 = 1.D
 (2) Data outputs = Q2, Q3, Q5, Q6, Q8-Q25 when C0 = 0 and C1 = 0
 Data outputs = Q2, Q3, Q5, Q6, Q8-Q14 when C0 = 0 and C1 = 1
 Data outputs = Q1-Q6, Q8-Q10, Q12, Q13 when C0 = 1 and C1 = 1.

FUNCTION TABLE

| | INPUTS | | | | | | | |
|-------|---------------|---------------|---------------|---------------|---------------|-------|--|--|
| RESET | DCS | CSR | CLK | CLK | Dn | Qn | | |
| Н | L | X | 1 | \downarrow | L | L | | |
| Н | L | X | \uparrow | \downarrow | Н | Н | | |
| Н | X | L | \uparrow | \downarrow | L | L | | |
| Н | X | L | \uparrow | \downarrow | Н | Н | | |
| Н | Н | Н | \uparrow | \downarrow | X | Q_0 | | |
| Н | X | Χ | L or H | L or H | X | Q_0 | | |
| L | X or Floating | L | | |

FUNCTION TABLE

| | INPUTS | | | OUTPUTS |
|-------|---------------|---------------|-----------------|-----------------|
| RESET | CLK | CLK | DCKE, DCS, DODT | QCKE, QCS, QODT |
| Н | 1 | \ | Н | Н |
| Н | \uparrow | \downarrow | L | L |
| Н | L orH | L orH | X | Q_0 |
| L | X or Floating | X or Floating | X or Floating | L |



ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted) (1)

| | | | VALUE | UNIT |
|------------------|--------------------------------------------------------------------|--------------------|-------------------------------|------|
| V_{CC} | Supply voltage range | | -0.5 to 2.5 | V |
| VI | Input voltage range (2)(3) | | -0.5 to V _{CC} + 0.5 | V |
| Vo | Output voltage range ⁽²⁾⁽³⁾ | | -0.5 to V _{CC} + 0.5 | V |
| I _{IK} | Input clamp current, $(V_I < 0 \text{ or } V_I > V_{CC})$ | | ±50 | mA |
| I _{OK} | Output clamp current, $(V_O < 0 \text{ or } V_O > V_O)$ | :c) | ±50 | mA |
| Io | Continuous output current (V _O = 0 to V _{CC}) | | ±50 | mA |
| I _{CCC} | Continuous current through each V _{CC} or | GND | ±100 | mA |
| | | No airflow | 39.8 | |
| D | Thermal impedance, | Airflow 150 ft/min | 34.1 | |
| $R_{\theta JA}$ | junction-to-ambiant (4) | Airflow 250 ft/min | 33.6 | K/W |
| | | Airflow 500 ft/min | 32.5 | |
| $R_{\theta JB}$ | Thermal resistance, junction-to-board ⁽⁴⁾ | No airflow | 14.5 | |
| T _{stg} | Storage temperature range | | -65 to 150 | °C |

⁽¹⁾ Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS⁽¹⁾

| | | | MIN | NOM | MAX | UNIT |
|-----------------|---------------------------------|-----------------------|---------------------------|---------------------|--------------------------|------|
| V_{CC} | Supply voltage | | 1.7 | | 1.9 | V |
| V_{REF} | Reference voltage | | 0.49 × V _{CC} | $0.5 \times V_{CC}$ | 0.51 × V _{CC} | V |
| V _{TT} | Termination voltage | | V _{REF} -40 mV | V_{REF} | V _{REF} + 40 mV | V |
| VI | Input voltage | | 0 | | VCC | V |
| V _{IH} | AC high-level input voltage | Data inputs, CSR | V _{REF} + 250 mV | | | V |
| V_{IL} | AC low-level input voltage | Data inputs, CSR | | | V _{REF} -250 mV | V |
| V_{IH} | DC high-level input voltage | Data inputs, CSR | V _{REF} + 125 mV | | | V |
| V_{IL} | DC low-level input voltage | Data inputs, CSR | | | V _{REF} -125 mV | V |
| V_{IH} | High-level input voltage | RESET, C _n | $0.65 \times V_{CC}$ | | | V |
| V_{IL} | Low-level input voltage | RESET, C _n | | | $0.35 \times V_{CC}$ | V |
| V_{ICR} | Common-mode input voltage range | CLK, CLK | 0.675 | | 1.125 | V |
| $V_{I(PP)}$ | Peak-to-peak input voltage | CLK, CLK | 600 | | | mV |
| I _{OH} | High-level output current | Q outputs | | | -8 | mA |
| I _{OL} | Low-level output current | Q outputs | | | 8 | mA |
| T _A | Operating free-air temperature | - | 0 | | 70 | °C |

⁽¹⁾ The RESET and Cn inputs of the device must be held at valid logic voltage levels (not floating) to ensure proper device operation. The differential inputs must not be floating unless RESET is low. See the TI application report, *Implications of Slow or Floating CMOS Inputs* (SCBA004).

⁽²⁾ The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

⁽³⁾ This value is limited to 2.5 V maximum.

⁽⁴⁾ The package thermal impedance is calculated in accordance with JESD 51-7.



ELECTRICAL CHARACTERISTICS

over recommended operating free-air temperature range (unless otherwise noted)

| | PARAMETER | TEST CONDITIONS | | V _{cc} | MIN | TYP ⁽¹⁾ | MAX | UNIT |
|--------------------|---------------------------------------------------------------|----------------------------------------------------------------------------------------------------------------------------------------------|--------------------|-----------------|----------------------|--------------------|-----|------------------|
| V | O outputo | $I_{OH} = -100 \mu A$ | | 1.7V to 1.9V | V _{CC} -0.2 | | | V |
| V _{OH} | Q outputs | I _{OH} = -6 mA | | 1.7V | 1.3 | | | V |
| V | Q outputs | $I_{OL} = 100 \mu A$ | | 1.7V to 1.9V | | | 0.2 | V |
| V _{OL} | Q outputs | $I_{OL} = 6 \text{ mA}$ | | 1.7V | | | 0.4 | V |
| I_{\parallel} | All other inputs ⁽²⁾ | $V_I = V_{CC}$ or GND | _ | 1.9V | | | ±5 | μΑ |
| | Static standby | RESET = GND | | | | | 200 | μΑ |
| Icc | Static operating | $\overline{\text{RESET}} = V_{CC}, V_{I} = V_{IH(AC)} \text{ or } V_{IL(AC)}$ | I _O = 0 | 1.9V | | | 40 | mA |
| | Dynamic operating – clock only | | | | | 45 | | μΑ/MHz |
| I _{CCD} | Dynamic operating – per each data input, 1:1 configuration | RESET = V _{CC} , V _I = V _{IH(AC)} or V _{IL(AC)} , CLK and CLK switching 50% duty cycle, one data input | I _O = 0 | 1.8V | | 43 | | μΑ clock MHz/ |
| | Dynamic operating – per each data input, 1:2 configuration | switching at one-half clock frequency, 50% duty cycle | | | | 60 | | D input |
| | Chip-select-enabled low-power active mode – clock only | | | | | 45 | | μΑ/MHz |
| I _{CCDLP} | Chip-select-enabled low-power active mode - 1:1 configuration | RESET = V _{CC} , V _I = V _{IH(AC)} or V _{IL(AC)} , CLK and CLK switching 50% duty cycle, one data input | I _O = 0 | 1.8V | | 2 | | μΑ clock MHz/ |
| | Chip-select-enabled low-power active mode – 1:2 configuration | switching at one-half clock frequency, 50% duty cycle | | | | 3 | | D input |
| | Data inputs, CSR | $V_I = V_{REF} \pm 250 \text{ mV}$ | | | 2.5 | 3 | 3.5 | |
| Ci | CLK, CLK | $V_{ICR} = 0.9 \text{ V}, V_{I(PP)} = 600 \text{ mV}$ | | 1.8V | 2 | | 3 | pF |
| | RESET | $V_I = V_{CC}$ or GND | | | | 4 | | |

⁽¹⁾ All typical values are at V_{CC} = 1.8 V, T_A = 25°C. (2) Each V_{REF} pin (A3 or T3) should be tested independently, with the other (untested) pin open.



TIMING REQUIREMENTS

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 2 and (1)

| | | | V _{CC} = 1.8 V | ± 0.1 V | UNIT |
|-----------------|----------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------------------------|---------|------|
| | | | MIN | MAX | UNIT |
| fclock | Clock freque | ency | | 410 | MHz |
| tw | Pulse durati | on, CLK, CLK high or low | 1 | | ns |
| tact | Differential i | nputs active time ⁽²⁾ | | 10 | ns |
| tinact | Differential i | nputs inactive time ⁽³⁾ | | 15 | ns |
| | | $\overline{\text{DCS}}$ before CLK \uparrow , $\overline{\text{CLK}}\downarrow$, $\overline{\text{CSR}}$ high; $\overline{\text{CSR}}$ before CLK \uparrow , $\overline{\text{CLK}}\downarrow$, $\overline{\text{DCS}}$ high | 600 | | |
| t _{su} | Setup time | DCS before CLK↑, CLK↓, CSR low | 500 | | ps |
| | | DODT, DCKE, and Data before CLK↑, CLK↓ | 500 | | |
| t _h | Hold time | $\overline{\rm DCS}$, DODT, DCKE, and Data after CLK \uparrow , $\overline{\rm CLK} \downarrow$ | 400 | | ps |

SWITCHING CHARACTERISTICS

over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | | FROM | ТО | V_{CC} = 1.8 $V \pm 0.1 V$ | | UNIT |
|----------------------------------|-------------------------------|-------------|----------|------------------------------|-----|------|
| | | (INPUT) | (OUTPUT) | MIN | MAX | UNII |
| f _{max} | See Figure 2 | | | 410 | | MHz |
| t _{pdm} | Production test, See Figure 1 | CLK and CLK | Q | 0.4 | 0.7 | ns |
| t _{RPHL} ⁽¹⁾ | See Figure 2 | RESET | Q | | 3 | ns |

⁽¹⁾ Includes 350-ps test-load transmission-line delay.

OUTPUT SLEW RATES

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 2)

| PARAMETER | FROM | то | V_{CC} = 1.8 V \pm 0.1 V | | UNIT |
|------------------------|------------|------------|------------------------------|-----|------|
| PARAMETER | FROW | 10 | MIN | MAX | UNII |
| dV/dt_r | 20% | 80% | 1 | 4 | V/ns |
| dV/dt_f | 80% | 20% | 1 | 4 | V/ns |
| $dV/dt_{\Delta}^{(1)}$ | 20% or 80% | 80% or 20% | | 1 | V/ns |

(1) Difference between dV/dt_r (rising edge rate) and dV/dt_f (falling edge rate).

 ⁽¹⁾ All inputs slew rate is 1 V/ns ± 20%.
 (2) V_{REF} must be held at a valid input level, and data inputs must be held low for a minimum time of t_{act} max, after RESET is taken high.
 (3) V_{REF}, data, and clock inputs must be held at valid voltage levels (not floating) for a minimum time of t_{inact} max, after RESET is taken low.



PARAMETER MEASUREMENT INFORMATION





Figure 1. Output Load For Production Test

PROPAGATION DELAY (Design Goal as per JEDEC Specification)

| PARAMETER | FROM | то | V_{CC} = 1.8 V \pm 0.1 V | | UNIT | |
|-----------------------------------|-------------|----------|------------------------------|-----|------|--|
| PARAMETER | (INPUT) | (OUTPUT) | MIN | MAX | UNIT | |
| t _{pdm} ⁽¹⁾ | CLK and CLK | Q | 1.1 | 1.5 | ns | |
| t _{pdmss} ⁽¹⁾ | CLK and CLK | Q | | 1.6 | ns | |

⁽¹⁾ Includes 350 psi test-load transmission delay line







- NOTES: A. C_L includes probe and jig capacitance.
 - B. I_{CC} tested with clock and data inputs held at V_{CC} or GND, and I_{O} = 0 mA.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50~\Omega$, input slew rate = 1 V/ns \pm 20% (unless otherwise noted).
 - D. The outputs are measured one at a time, with one transition per measurement.
 - E. $V_{REF} = V_{TT} = V_{CC}/2$
 - F. $V_{IH} = V_{REF} + 250$ mV (ac voltage levels) for differential inputs. $V_{IH} = V_{CC}$ for LVCMOS input.
 - G. V_{IL} = V_{REF} 250 mV (ac voltage levels) for differential inputs. V_{IL} = GND for LVCMOS input.
 - H. $V_{I(PP)} = 600 \text{ mV}$
 - I. t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 2. Data Output Load Circuit and Voltage Waveforms







LOAD CIRCUIT
HIGH-TO-LOW SLEW-RATE MEASUREMENT



VOLTAGE WAVEFORMS
HIGH-TO-LOW SLEW-RATE MEASUREMENT







VOLTAGE WAVEFORMS LOW-TO-HIGH SLEW-RATE MEASUREMENT

NOTES: A. C_L includes probe and jig capacitance.

B. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, input slew rate = 1 V/ns \pm 20% (unless otherwise specified).

Figure 3. Data Output Slew-Rate Measurement Information



APPLICATION INFORMATION

The typical values below are for standard raw cards. Test equipment used was the JEDEC register validation board using pattern 0x43, 0x4F, and 0x5A.

Table 1. Raw Card Values (1)(2)

| RAW CARD | t _{pd} | OVERSHOOT | |
|-------------------------|-----------------|-----------|--------|
| | MIN | MAX | |
| A/F (@ 800 MBit/s) | 1.0 ns | 1.5 ns | 590 mV |
| B/G (@ 800 MBit/s) | 1.2 ns | 1.9 ns | 590 mV |
| C/H (@ 800 MBit/s) | 1.2 ns | 1.9 ns | 730 mV |
| J (@ 667 MBit/s) 1.3 ns | | 2.0 ns | 340 mV |

All values are valid under nominal conditions and minimum/maximum of typical signals on one typical DIMM.

⁽²⁾ Measurements include all jitter and ISI effects.



PACKAGE OPTION ADDENDUM

9-Nov-2006

PACKAGING INFORMATION

| Orderable Device | Status ⁽¹⁾ | Package Type | Package Drawing | Pins I | Package Qty | Eco Plan ⁽²⁾ | Lead/Ball Finish | MSL Peak Temp (3) |
|-------------------|-----------------------|-----------------|--------------------|--------|----------------|-------------------------|------------------|---------------------|
| 74SSTUB32864AZKER | ACTIVE | LFBGA | ZKE | 96 | 1000 | Green (RoHS & no Sb/Br) | SNAGCU | Level-3-260C-168 HR |

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)


(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

ZKE (R-PBGA-N96)

PLASTIC BALL GRID ARRAY



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MO-205 variation CC.
- D. This package is lead-free. Refer to the 96 GKE package (drawing 4188953) for tin-lead (SnPb).



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products Amplifiers amplifier.ti.com Data Converters dataconverter.ti.com DSP dsp.ti.com Clocks and Timers www.ti.com/clocks Interface interface.ti.com Logic logic.ti.com Power Mgmt power.ti.com Microcontrollers microcontroller.ti.com www.ti-rfid.com RF/IF and ZigBee® Solutions www.ti.com/lprf

| Applications | |
|--------------------|---------------------------|
| Audio | www.ti.com/audio |
| Automotive | www.ti.com/automotive |
| Broadband | www.ti.com/broadband |
| Digital Control | www.ti.com/digitalcontrol |
| Medical | www.ti.com/medical |
| Military | www.ti.com/military |
| Optical Networking | www.ti.com/opticalnetwork |
| Security | www.ti.com/security |
| Telephony | www.ti.com/telephony |
| Video & Imaging | www.ti.com/video |
| Wireless | www.ti.com/wireless |

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2008, Texas Instruments Incorporated