

# 512K x 32 Static RAM

### **Features**

- · High speed
  - t<sub>AA</sub> = 8 ns
- · Low active power
  - 1080 mW (max.)
- Operating voltages of 3.3 ± 0.3V
- · 2.0V data retention
- · Automatic power-down when deselected
- . TTL-compatible inputs and outputs
- Easy memory expansion with CE<sub>1</sub>, CE<sub>2</sub>, and CE<sub>3</sub> features
- Available in non Pb-free 119-ball PBGA package

### **Functional Description**

The CY7C1062AV33 is a high-performance CMOS Static RAM organized as 524,288 words by 32 bits.


Writing to the device is accomplished by enabling the chip  $(\overline{CE}_1, \overline{CE}_2, \text{ and } \overline{CE}_3 \text{ LOW})$  and forcing the Write Enable  $(\overline{WE})$  input LOW. If Byte Enable A  $(\overline{B}_A)$  is LOW, then data from I/O

pins (I/O $_0$  through I/O $_7$ ), is written into the location specified on the address pins (A $_0$  through A $_1$ 8). If Byte Enable B ( $\overline{B}_B$ ) is LOW, then data from I/O pins (I/O $_8$  through I/O $_1$ 5) is written into the location specified on the address pins (A $_0$  through A $_1$ 8). Likewise,  $\overline{B}_C$  and  $\overline{B}_D$  correspond with the I/O pins I/O $_1$ 6 to I/O $_2$ 3 and I/O $_2$ 4 to I/O $_3$ 1, respectively.

Reading from the device is accomplished by enabling the chip ( $\overline{CE}_1$ ,  $\overline{CE}_2$ , and  $\overline{CE}_3$  LOW) while forcing the Output Enable ( $\overline{OE}$ ) LOW and Write Enable ( $\overline{WE}$ ) HIGH. If the first Byte Enable ( $\overline{B}_A$ ) is LOW, then data from the memory location specified by the address pins will appear on I/O $_0$  to I/O $_7$ . If Byte Enable B ( $\overline{B}_B$ ) is LOW, then data from memory will appear on I/O $_8$  to I/O $_{15}$ . Similarly,  $\overline{B}_c$  and  $\overline{B}_D$  correspond to the third and fourth bytes. See the truth table at the back of this data sheet for a complete description of read and write modes.

The input/output pins (I/O $_0$  through I/O $_{31}$ ) are placed <u>in a high-impe</u>dance state when the device is de<u>sel</u>ected ( $\overline{CE}_1$ ,  $\overline{CE}_2$ or  $\overline{CE}_3$  HIGH), the outputs are disabled ( $\overline{OE}$  HIGH), the byte selects are disabled ( $\overline{B}_{A-D}$  HIGH), or during a write operation ( $\overline{CE}_1$ ,  $\overline{CE}_2$ , and  $\overline{CE}_3$  LOW, and  $\overline{WE}$  LOW).

The CY7C1062AV33 is available in a 119-ball pitch ball grid array (PBGA) package.



### **Selection Guide**

		-8	-10	-12	Unit
Maximum Access Time		8	10	12	ns
Maximum Operating Current	Com'l	300	275	260	mA
	Ind'l	300	275	260	
Maximum CMOS Standby Current	Com'l/Ind'l	50	50	50	mA



# Pin Configurations<sup>[1, 2]</sup>

### 119-ball PBGA (Top View)

	1	2	3	4	5	6	7
Α	I/O <sub>16</sub>	Α	Α	Α	Α	Α	I/O <sub>0</sub>
В	I/O <sub>17</sub>	Α	Α	Œ <sub>1</sub>	Α	Α	I/O <sub>1</sub>
С	I/O <sub>18</sub>	B <sub>c</sub>	CE <sub>2</sub>	NC	CE <sub>3</sub>	B <sub>a</sub>	I/O <sub>2</sub>
D	I/O <sub>19</sub>	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	I/O <sub>3</sub>
Е	I/O <sub>20</sub>	$V_{SS}$	$V_{DD}$	$V_{SS}$	$V_{DD}$	$V_{SS}$	I/O <sub>4</sub>
F	I/O <sub>21</sub>	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	I/O <sub>5</sub>
G	I/O <sub>22</sub>	$V_{SS}$	$V_{DD}$	$V_{SS}$	$V_{DD}$	$V_{SS}$	I/O <sub>6</sub>
Н	I/O <sub>23</sub>	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	I/O <sub>7</sub>
J	NC	$V_{SS}$	$V_{DD}$	$V_{SS}$	$V_{DD}$	$V_{SS}$	DNU
K	I/O <sub>24</sub>	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	I/O <sub>8</sub>
L	I/O <sub>25</sub>	$V_{SS}$	$V_{DD}$	$V_{SS}$	$V_{DD}$	$V_{SS}$	I/O <sub>9</sub>
M	I/O <sub>26</sub>	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	I/O <sub>10</sub>
N	I/O <sub>27</sub>	$V_{SS}$	$V_{DD}$	$V_{SS}$	$V_{DD}$	$V_{SS}$	I/O <sub>11</sub>
Р	I/O <sub>28</sub>	$V_{DD}$	$V_{SS}$	$V_{SS}$	V <sub>SS</sub>	$V_{DD}$	I/O <sub>12</sub>
R	I/O <sub>29</sub>	Α	B <sub>d</sub>	NC	B <sub>b</sub>	Α	I/O <sub>13</sub>
Т	I/O <sub>30</sub>	Α	Α	WE	Α	Α	I/O <sub>14</sub>
U	I/O <sub>31</sub>	А	А	ŌE	Α	Α	I/O <sub>15</sub>

- Notes:
  1. NC pins are not connected on the die.
  2. DNU pins have to be left floating or tied to VSS to ensure proper application.



**Maximum Ratings** 

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature .....-65°C to +150°C

Ambient Temperature with

Power Applied......55°C to +125°C

Supply Voltage on  $V_{CC}$  to Relative  $\mbox{GND}^{[3]}$  .... –0.5V to +4.6V

DC Voltage Applied to Outputs

in High-Z State<sup>[3]</sup>.....–0.5V to V<sub>CC</sub> + 0.5V

DC Input Voltage <sup>[3]</sup>	0.5V to V <sub>CC</sub> + 0.5V
Current into Outputs (LOW)	20 mA

### **Operating Range**

Range	Ambient Temperature	V <sub>CC</sub>
Commercial	0°C to +70°C	$3.3V\pm0.3V$
Industrial	–40°C to +85°C	


### DC Electrical Characteristics Over the Operating Range

			-8		-	10	-12			
Parameter	Description	Test Condition	Min.	Max.	Min.	Max.	Min.	Max.	Unit	
V <sub>OH</sub>	Output HIGH Voltage	$V_{CC} = Min., I_{OH} = -4.$	0 mA	2.4		2.4		2.4		V
V <sub>OL</sub>	Output LOW Voltage	$V_{CC} = Min., I_{OL} = 8.0$	mA		0.4		0.4		0.4	V
V <sub>IH</sub>	Input HIGH Voltage		2.0	V <sub>CC</sub> + 0.3	2.0	V <sub>CC</sub> + 0.3	2.0	V <sub>CC</sub> + 0.3	V	
V <sub>IL</sub>	Input LOW Voltage <sup>[3]</sup>					-0.3	0.8	-0.3	0.8	V
I <sub>IX</sub>	Input Leakage Current	$GND \le V_I \le V_{CC}$	-1	+1	-1	+1	-1	+1	μΑ	
I <sub>OZ</sub>	Output Leakage Current	$GND \le V_{OUT} \le V_{CC}$ , Obsabled	-1	+1	-1	+1	-1	+1	μА	
I <sub>CC</sub>	V <sub>CC</sub> Operating	V <sub>CC</sub> = Max.,	Com'l		300		275		260	mA
	Supply Current	$f = f_{MAX} = 1/t_{RC}$	Ind'l		300		275		260	mA
I <sub>SB1</sub>	Automatic CE Power-down Current —TTL Inputs	$\begin{aligned} &\text{Max. V}_{CC}, \overline{CE} \ge \text{V}_{IH} \\ &\text{V}_{IN} \ge \text{V}_{IH} \text{ or} \\ &\text{V}_{IN} \le \text{V}_{IL}, \text{f} = \text{f}_{MAX} \end{aligned}$			70		70		70	mA
I <sub>SB2</sub>	Automatic CE Power-down Current —CMOS Inputs	$\label{eq:max_vcc} \begin{split} & \underline{\text{Max}}. \ V_{\text{CC}}, \\ & \text{CE} \geq V_{\text{CC}} - 0.3 \text{V}, \\ & \text{V}_{\text{IN}} \geq V_{\text{CC}} - 0.3 \text{V}, \\ & \text{or} \ V_{\text{IN}} \leq 0.3 \text{V}, \ \text{f} = 0 \end{split}$	Com'l/ Ind'l		50		50		50	mA

## Capacitance<sup>[4]</sup>

Parameter	Description	Test Conditions	Max.	Unit
C <sub>IN</sub>	Input Capacitance	$T_A = 25$ °C, $f = 1$ MHz, $V_{CC} = 3.3$ V	8	pF
C <sub>OUT</sub>	I/O Capacitance		10	pF

### AC Test Loads and Waveforms<sup>[5]</sup>



### Notes:


- 3.  $V_{IL}$  (min.) = -2.0V for pulse durations of less than 20 ns.
- 4. Tested initially and after any design or process changes that may affect these parameters.
- Valid SRAM operation does not occur until the power supplies have reached the minimum operating V<sub>DD</sub> (3.0V). As soon as 1 ms (T<sub>power</sub>) after reaching the minimum operating V<sub>DD</sub>, normal SRAM operation can begin including reduction in V<sub>DD</sub> to the data retention (V<sub>CCDR</sub>, 2.0V) voltage.



## AC Switching Characteristics Over the Operating Range<sup>[6]</sup>

		_	-8	-10		-12		
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Read Cycle								
t <sub>power</sub>	V <sub>CC</sub> (typical) to the first access <sup>[7]</sup>	1		1		1		ms
t <sub>RC</sub>	Read Cycle Time	8		10		12		ns
t <sub>AA</sub>	Address to Data Valid		8		10		12	ns
t <sub>OHA</sub>	Data Hold from Address Change	3		3		3		ns
t <sub>ACE</sub>	CE <sub>1</sub> , CE <sub>2</sub> , or CE <sub>3</sub> LOW to Data Valid		8		10		12	ns
t <sub>DOE</sub>	OE LOW to Data Valid		5		5		6	ns
t <sub>LZOE</sub>	OE LOW to Low-Z <sup>[8]</sup>	1		1		1		ns
t <sub>HZOE</sub>	OE HIGH to High-Z <sup>[8]</sup>		5		5		6	ns
t <sub>LZCE</sub>	CE <sub>1</sub> , CE <sub>2</sub> , or CE <sub>3</sub> LOW to Low-Z <sup>[8]</sup>	3		3		3		ns
t <sub>HZCE</sub>	CE <sub>1</sub> , CE <sub>2</sub> , or CE <sub>3</sub> HIGH to High-Z <sup>[8]</sup>		5		5		6	ns
t <sub>PU</sub>	CE <sub>1</sub> , CE <sub>2</sub> , or CE <sub>3</sub> LOW to Power-up <sup>[9]</sup>	0		0		0		ns
t <sub>PD</sub>	CE <sub>1</sub> , CE <sub>2</sub> , or CE <sub>3</sub> HIGH to Power-down <sup>[9]</sup>		8		10		12	ns
t <sub>DBE</sub>	Byte Enable to Data Valid		5		5		6	ns
t <sub>LZBE</sub>	Byte Enable to Low-Z <sup>[8]</sup>	1		1		1		ns
t <sub>HZBE</sub>	Byte Disable to High-Z <sup>[8]</sup>		5		5		6	ns
Write Cycle <sup>[1</sup>	0, 11]			•		•		
t <sub>WC</sub>	Write Cycle Time	8		10		12		ns
t <sub>SCE</sub>	CE <sub>1</sub> , CE <sub>2</sub> , or CE <sub>3</sub> LOW to Write End	6		7		8		ns
t <sub>AW</sub>	Address Set-up to Write End	6		7		8		ns
t <sub>HA</sub>	Address Hold from Write End	0		0		0		ns
t <sub>SA</sub>	Address Set-up to Write Start	0		0		0		ns
t <sub>PWE</sub>	WE Pulse Width	6		7		8		ns
t <sub>SD</sub>	Data Set-up to Write End	5		5.5		6		ns
t <sub>HD</sub>	Data Hold from Write End	0		0		0		ns
t <sub>LZWE</sub>	WE HIGH to Low-Z <sup>[8]</sup>	3		3		3		ns
t <sub>HZWE</sub>	WE LOW to High-Z <sup>[8]</sup>		5		5		6	ns
t <sub>BW</sub>	Byte Enable to End of Write	6		7		8		ns

### **Data Retention Waveform**




- Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output loading of the specified I<sub>OL</sub>/I<sub>OH</sub> and transmission line loads. Test conditions for the read cycle use output loading as shown in (a) of AC Test Loads, unless specified otherwise.
   This part has a voltage regulator that steps down the voltage from 3V to 2V internally. t<sub>power</sub> time has to be provided initially before a read/write operation is started.
- 8. t<sub>HZOE</sub>, t<sub>HZUE</sub>, t<sub>HZWE</sub>, and t<sub>LZOE</sub>, t<sub>LZWE</sub>, and t<sub>LZBE</sub> are specified with a load capacitance of 5 pF as in (b) of AC Test Loads. Transition is measured ± 200 mV from steady-state voltage.
- ± 200 mV from steady-state voltage.
   These parameters are guaranteed by design and are not tested.
   The internal write time of the memory is defined by the overlap of CE<sub>1</sub> LOW, CE<sub>2</sub> HIGH, CE<sub>3</sub> LOW, and WE LOW. The chip enables must be active and WE must be LOW to initiate a write, and the transition of any of these signals can terminate the write. The input data set-up and hold timing should be referenced to the leading edge of the signal that terminates the write.
- 11. The minimum write cycle time for Write Cycle No. 3 (WE controlled, OE LOW) is the sum of t<sub>HZWE</sub> and t<sub>SD</sub>.




## **Switching Waveforms**

Read Cycle No.  $\mathbf{1}^{[12, 13]}$ 



Read Cycle No. 2 (OE Controlled)[13, 14]



12. Device is continuously selected.  $\overline{OE}$ ,  $\overline{CE}$ ,  $\overline{B}_A$ ,  $\overline{B}_B$ ,  $\overline{B}_C$ ,  $\overline{B}_D = V_{|L}$ .


13.  $\overline{WE}$  is HIGH for read cycle.

14. Address valid prior to or coincident with  $\overline{CE}$  transition LOW.




### Switching Waveforms (continued)

Write Cycle No. 1 (CE Controlled)[15, 16, 17]



Write Cycle No. 2 (BLE or BHE Controlled)<sup>[15, 16, 17]</sup>




Notes: 15.  $\overline{CE}$  indicates a combination of <u>all</u> three chip enables. When ACTIVE LOW,  $\overline{CE}$  indicates the  $\overline{CE}_1$ ,  $\overline{CE}_2$ , and  $\overline{CE}_3$  are LOW. 16. <u>Data</u> I/O is high-impedance if  $\overline{OE}$  or  $\overline{B}_A$ ,  $\overline{B}_B$ ,  $\overline{B}_C$ ,  $\overline{B}_D = V_{IH}$ . 17. If  $\overline{CE}$  goes HIGH simultaneously with WE going HIGH, the output remains in a high-impedance state.



# Switching Waveforms (continued)

# Write Cycle No. 3 (WE Controlled, OE LOW)



### **Truth Table**

CE <sub>1</sub>	CE <sub>2</sub>	CE <sub>3</sub>	ŌĒ	WE	B <sub>A</sub>	B <sub>B</sub>	B <sub>c</sub>	B <sub>D</sub>	I/O <sub>0</sub> - I/O <sub>7</sub>	I/O <sub>8</sub> – I/O <sub>15</sub>	I/O <sub>16</sub> - I/O <sub>23</sub>	I/O <sub>24</sub> - I/O <sub>31</sub>	Mode	Power
Н	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Х	High-Z	High-Z	High-Z	High-Z	Power Down	(I <sub>SB</sub> )
Χ	Н	Χ	Χ	Χ	Χ	Χ	Χ	Χ	High-Z	High-Z	High-Z	High-Z	Power Down	(I <sub>SB</sub> )
Х	Χ	Н	Χ	Х	Χ	Χ	Χ	Χ	High-Z	High-Z	High-Z	High-Z	Power Down	(I <sub>SB</sub> )
L	L	L	L	Н	L	L	L	L	Data Out	Data Out	Data Out	Data Out	Read All Bits	(I <sub>CC</sub> )
L	L	L	L	Н	L	Н	Η	Η	Data Out	High-Z	High-Z	High-Z	Read Byte A Bits Only	(I <sub>CC</sub> )
L	L	L	_	Н	Ι	L	Ι	Ι	High-Z	Data Out	High-Z	High-Z	Read Byte B Bits Only	(I <sub>CC</sub> )
L	L	L	_	Н	Ι	Н	<b>ا</b>	Ι	High-Z	High-Z	Data Out	High-Z	Read Byte C Bits Only	(I <sub>CC</sub> )
L	L	L	L	Н	Ι	Н	Ι	L	High-Z	High-Z	High-Z	Data Out	Read Byte D Bits Only	(I <sub>CC</sub> )
L	L	L	Χ	L	L	L	L	L	Data In	Data In	Data In	Data In	Write All Bits	(I <sub>CC</sub> )
L	L	L	X	L	L	Н	Ι	Ι	Data In	High-Z	High-Z	High-Z	Write Byte A Bits Only	(I <sub>CC</sub> )
L	L	L	X	L	Τ	L	Τ	Ι	High-Z	Data In	High-Z	High-Z	Write Byte B Bits Only	(I <sub>CC</sub> )
L	L	L	X	L	Τ	Н	_ا	Ι	High-Z	High-Z	Data In	High-Z	Write Byte C Bits Only	(I <sub>CC</sub> )
L	L	L	Х	L	Η	Н	Η	L	High-Z	High-Z	High-Z	Data In	Write Byte D Bits Only	(I <sub>CC</sub> )
L	L	L	Н	Н	Х	Х	Х	Х	High-Z	High-Z	High-Z	High-Z	Selected, Outputs Disabled	(I <sub>CC</sub> )




### **Ordering Information**

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
8	CY7C1062AV33-8BGC	51-85115	119-ball (14 x 22 x 2.4 mm) PBGA	Commercial
10	CY7C1062AV33-10BGC			
	CY7C1062AV33-10BGI	1		Industrial
12	CY7C1062AV33-12BGC			Commercial
	CY7C1062AV33-12BGI	1		Industrial

### **Package Diagram**

## 119-ball PBGA (14 x 22 x 2.4 mm) (51-85115)



All product and company names mentioned in this document may be the trademarks of their respective holders.



### **Document History Page**

Document Title: CY7C1062AV33 512K x 32 Static RAM Document Number: 38-05137 Orig. of Change REV. ECN NO. **Issue Date Description of Change** 109752 02/27/02 **HGK** New Data Sheet Removed 15-ns bin and added 8-ns bin. Changed  $\mathrm{CE}_2$  TO  $\mathrm{CE}_2$ . Changed  $\mathrm{C}_{\mathrm{IN}}$  – input capacitance – from 6 pF to 8 pF. Changed  $\mathrm{C}_{\mathrm{OUT}}$  – output capacitance – from 8 pF to 10 pF. \*A 117059 09/19/02 DFP Updated  $I_{CC}$ ,  $T_{sd}$ , and  $T_{doe}$  parameters. Removed note 7 ( $I_Z/h_Z$  comment). \*B 119389 10/07/02 DFP \*C DFP 120384 11/13/02 Final Data Sheet. Removed note 2. Added note 3 to "AC Test Loads and Waveforms" and note 7 to  $t_{pu}$  and  $t_{pd}$ . \*D 124440 2/25/03 MEG Changed ISB1 from 100 mA to 70 mA Removed  $\overline{\text{CE}}_2$  waveform showing Active High signal timing on Page #5, and included it with the  $\overline{\text{CE}}_1$ ,  $\overline{\text{CE}}_3$  waveform \*E RKF 329638 See ECN Corrected Truth Table on page 7 with  $\overline{CE}_2$  active low information Included note #1 and 2 on page #2 Changed the description of I<sub>IX</sub> from Input Load Current to Input Leakage \*F 492137 See ECN **NXR** Current in DC Electrical Characteristics table **Updated Ordering Information Table**