HIGH-SPEED 36K (4K x 9-BIT) SYNCHRONOUS PIPELINED DUAL-PORT SRAM

Features


- Architecture based on Dual-Port SRAM cells

 Allows full simultaneous access from both ports
- High-speed clock-to-data output times
 - Commercial: 8/10/12ns (max.)
 - Industrial: 10ns (max.)
- Low-power operation
 - IDT709149S Active: 1500mW (typ.)
 - Standby: 75mW (typ.)
- 4K X 9 bits

Synchronous operation

- 4ns setup to clock, 1ns hold on all control, data, and address inputs
- Data input, address, and control registers
- Fast 8ns clock to data out
- 13ns cycle time, 76MHz operation in pipeline mode
 Self-timed write allows for fast cycle times
- TTL-compatible, singles 5V (±10%) power supply
- Clock Enable feature
- Guaranteed data output hold times
- Industrial temperature range (-40°C to +85°C) is available for selected speeds.

Functional Block Diagram



IDT709149S

High-Speed 36K (4K x 9-bit) Synchronous Pipelined Dual-Port Static RAM


Industrial and Commercial Temperature Ranges

Description

The IDT709149 is a high-speed 4K x 9 bit synchronous Dual-Port SRAM. The memory array is based on Dual-Port memory cells to allow simultaneous access from both ports. Registers on control, data, and address inputs provide low set-up and hold times. The timing latitude provided by this approach will allow systems to be designed with very short cycle times. This device has been optimized for applications having unidirectional data flow or bi-directional data flow in bursts, by utilizing input data registers. The IDT709149 utilizes a 9-bit wide data path to allow for parity at the user's option. This feature is especially useful in data communication applications where it is necessary to use a parity bit for transmission/ reception error checking.

Fabricated using IDT's CMOS high-performance technology, these Dual-Ports typically operate on only 800mW of power at maximum high-speed clock-to-data output times as fast as 8ns. An automatic power down feature, controlled by \overline{CE} , permits the on-chip circuitry of each port to enter a very low standby power mode.

The IDT709149 is packaged in an 80-pin TQFP.



Pin Configurations^(1,2,3)

- 1. All Vcc pins must be connected to power supply.
- 2. All ground pins must be connected to ground supply.
- 3. Package body is approximately 14mm x 14mm x 1.4mm.
- 4, This package code is used to reference the package diagram.
- 5. This text does not indicate the orientaion of the actual part-marking.

IDT709149S High-Speed 36K (4K x 9-bit) Synchronous Pipelined Dual-Port Static RAM

Industrial and Commercial Temperature Ranges

Absolute Maximum Ratings⁽¹⁾

Symbol	Rating	Commercial & Industrial	Unit
Vterm ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to +7.0	V
VTERM ⁽²⁾	Terminal Voltage	-0.5 to Vcc	V
Tbias	Temperature Under Bias	-55 to +125	٥c
Tstg	Storage Temperature	-65 to +150	٥C
Ιουτ	DC Output Current	50	mA
	•	<u>.</u>	3494 tbl 01

NOTES:

 Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

 VTERM must not exceed Vcc + 10% for more than 25% of the cycle time or 10ns maximum, and is limited to ≤ 20mA for the period of VTERM ≥ Vcc + 10%.

Capacitance ($TA = +25^{\circ}C$, f = 1.0MHz)

Symbol	Parameter	Conditions	Мах.	Unit
Cin	Input Capacitance	Vin = 3dV	8	pF
Соит	Output Capacitance	Vout = 3dV	9	pF
				3494 tbl 04

NOTES:

 These parameters are determined by device characterization, but are not production tested.

 3dV references the interpolated capacitance when the input and output switch from 0V to 3V or from 3V to 0V.

Maximum Operating Temperature and Supply Voltage⁽¹⁾

Grade	Ambient Temperature	GND	Vcc
Commercial	0°C to +70°C	0V	5.0V <u>+</u> 10%
Industrial	-40°C to +85°C	0V	5.0V <u>+</u> 10%
			3494 tbl 02

NOTES:

1. This is the parameter TA. This is the "instant on" case temperature.

Recommended DC Operating Conditions

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	V
GND	Ground	0	0	0	V
Vih	Input High Voltage	2.2	_	6.0 ⁽²⁾	V
Vil	Input Low Voltage	-0.5 ⁽¹⁾		0.8	V

NOTES:

1. $V_{IL} \ge -1.5V$ for pulse width less than 10ns.

2. VTERM must not exceed Vcc + 10%.

DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range (Vcc = 5.0V ± 10%)

				709149S		
Symbol	Parameter	Test Conditions	Min.	Max.	Unit	
Lu	Input Leakage Current ⁽¹⁾	Vcc = 5.5V, $V{\rm IN}$ = 0V to Vcc	_	10	μA	
LO	Output Leakage Current	VOUT = 0V to VCC		10	μA	
Vol	Output Low Voltage	IOL = +4mA	_	0.4	V	
Vон	Output High Voltage	юн = -4mA	2.4	_	V	
					3494 tbl 05	

NOTE:

1. At Vcc \leq 2.0V, input leakages are undefined

3494 tbl 03

High-Speed 36K (4K x 9-bit) Synchronous Pipelined Dual-Port Static RAM

Industrial and Commercial Temperature Ranges

DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range⁽⁴⁾ (Vcc = $5V \pm 10\%$)

				709149S8 Com'l Only					709149S12 Com'l Only	
Symbol	Parameter	Test Condition	Version	Тур.	Max.	Тур.	Мах.	Тур.	Мах.	Unit
Icc	Dynamic Operating Current	\overline{CE}_{L} and $\overline{CE}_{R} = VIL$,	COM'L	200	320	190	310	180	300	mA
	(Both Ports Active)	Outputs Disabled $f = f_{MAX}^{(1)}$	IND			190	340			
ISB1	Standby Current	CEL and CER = VIH		100	150	90	150	85	140	mA
	(Both Ports - TTL Level Inputs)	$f = fMAX^{(1)}$	IND			90	175			
SB2	Standby Current (One Port - TTL	$eq:central_ce$	COM'L	180	230	170	220	160	210	mA
	Level Inputs)		IND			170	250			
ISB3	Full Standby Current (Both Ports - All		COM'L	5	15	5	15	5	15	mA
CMOS Level Inputs)		$\begin{array}{l} V_{\text{IN}} \geq V_{\text{CC}} - 0.2V \text{ or} \\ V_{\text{IN}} \leq 0.2V, \ f = 0^{(2)} \end{array}$	IND	_	_	5	20	-		
ISB4	Full Standby Current	$\overline{CE}^{*}A^{*} \leq 0.2V$ and	COM'L	170	220	160	210	150	200	mA
(One Port - All CMOS Level Inputs)		$ \begin{array}{l} \overline{\text{CE}}_{\text{B}^{n}} \stackrel{>}{>} Vcc - 0.2V^{(3)} \\ \overline{\text{Vin}} \stackrel{>}{>} Vcc - 0.2V \text{ or Vin} \leq 0.2V \\ \text{Active Port Outputs Disabled,} \\ f = fmax^{(1)} \end{array} $	IND			160	240	_		

NOTES:

3494 tbl 06

1. At f = fmax, address and control lines (except Output Enable) are cycling at the maximum frequency clock cycle of 1/tcLK, using "AC TEST CONDITIONS" at input levels of GND to 3V.

2. f = 0 means no address, clock, or control lines change. Applies only to input at CMOS level standby.

3. Port "A" may be either left or right port. Port "B" is the opposite from port "A".

4. Vcc = 5V, TA = 25°C for Typ, and are not production tested. Icc pc = 150mA (Typ).

AC Test Conditions




Figure 3. Typical Output Derating (Lumped Capacitive Load).

*Including scope and jig.

AC Electrical Characteristics Over the Operating Temperature Range-(Read and Write Cycle Timing)

(Commercial: $Vcc = 5V \pm 10\%$, TA = 0°C to +70°C)

			709149S8 709149S10 Com'l Only Com'l & Ind		709149S12 Com'l Only			
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Мах.	Unit
tcyc1	Clock Cycle Time (Flow-Through) ⁽³⁾	16		20		20	—	ns
tCYC2	Clock Cycle Time (Pipelined) ⁽³⁾	13		15		16	—	ns
tCH1	Clock High Time (Flow-Through) ⁽³⁾	6		7		8	—	ns
tCL1	Clock Low Time (Flow-Through) ⁽³⁾	6		7		8	—	ns
tCH2	Clock High Time (Pipelined) ⁽³⁾	6		6		6	_	ns
tCL2	Clock Low Time (Pipelined) ⁽³⁾	6		6		6	_	ns
tCD1	Clock to Data Valid (Flow-Through) ⁽³⁾		12		15		20	ns
tCD2	Clock to Data Valid (Pipelined) ⁽³⁾		8		10		12	ns
ts	Registered Signal Set-up Time	4		4		5	—	ns
tH	Registered Signal Hold Time	1		1		1	_	ns
tDC	Data Output Hold After Clock High	1		1		1	—	ns
tcklz	Clock High to Output Low-Z ^(1,2)	2		2		2	—	ns
tскнz	Clock High to Output High-Z ^(1,2)		7		7		9	ns
toe	Output Enable to Output Valid		8		8		10	ns
tolz	Output Enable to Output Low-Z ^(1,2)	0		0		0	—	ns
tонz	Output Disable to Output High-Z ^(1,2)		7		7		9	ns
tscк	Clock Enable, Disable Set-Up Time	4		4		5	_	ns
tнск	Clock Enable, Disable Hold Time	1		1		1		ns
tcwdd	Write Port Clock High to Read Data Delay		25		30		35	ns


NOTES:

3494 tbl 08


1. Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 2).

2. This parameter is guaranteed by device characterization, but is not production tested.

3. The Pipelined output parameters (tcvc2, tcb2) always apply to the Left Port. The Right Port uses the Pipelined tcvc2 and tcb2 when FT/PIPEDR = VIH and the Flow-Through parameters (tcvc1, tcb1) when FT/PIPEDR = VIL Timing Waveform of Read Cycle for Flow-Through Output on Right Port (FT/Piped_R = VIL)




Timing Waveform of Left Port Write to Flow-Through Right Port Read $(FT/Piped_R = VIL)^{(2,3)}$



- 2. $\overline{CE}L = \overline{CE}R = VIL, \overline{CLKEN}L = \overline{CLKEN}R = VIL$
- 3. $\overline{OE} = V_{IL}$ for the reading port, port 'R'.


^{1.} Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 2).

Timing Waveform of Read Cycle for Pipelined Operation (Left Port; Right Port when FT/Piped_R = VIH)⁽³⁾




- 1. Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 2).
- 2. OE is asynchronously controlled; all other inputs are synchronous to the rising clock edge.
- 3. $\overline{\text{CLKEN}}_{\text{L}}$ and $\overline{\text{CLKEN}}_{\text{R}} = \text{VIL}$.

Timing Waveform of Pipelined Read-to-Write-to-Read ($\overline{OE} = VIL$)



Timing Waveform of Pipelined Read-to-Write-to-Read (**OE** Controlled)



- 1. Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 2).
- 2. Output state (High, Low, or High-impedance) is determined by the previous cycle control signals.
- 3. "NOP" is "No Operation." Data in memory at the selected address may be corrupted and should be re-written to guarantee data integrity.

IDT709149S

High-Speed 36K (4K x 9-bit) Synchronous Pipelined Dual-Port Static RAM

Industrial and Commercial Temperature Ranges

Functional Description

The IDT709149 provides a true synchronous Dual-Port Static RAM interface. Registered inputs provide very short set-up and hold times on address, data, and all critical control inputs. All internal registers are clocked on the rising edge of the clock signal. An asynchronous output enable is provided to ease asynchronous bus interfacing.

The internal write pulse width is dependent only on the low to high transitions of the clock signal to initiate a write allowing the shortest

possible realized cycle times. Clock enable inputs are provided to stall the operation of the address and data input registers without introducing clock skew for very fast interleaved memory applications.

A HIGH on the CE input for one clock cycle will power down the internal circuitry to reduce static power consumption.

When piplelined mode is enabled, two cycles are required with $\overline{\text{CE}}$ LOW to reactivate the outputs.

Truth Table I: Read/Write Control⁽¹⁾

Inputs		Outputs			
Syr	nchronou	s ⁽³⁾	Asynchronous		
CLK	Ē	R/W	ŌĒ	I/O0-8	Mode
\uparrow	Н	Х	Х	High-Z	Deselected—Power Down
\uparrow	L	L	Х	DATAIN	Selected and Write Enable
\uparrow	L	Н	L	DATAOUT	Read Selected and Data Output Enabled Read (1 Latency)
\uparrow	Х	Х	Н	High-Z	Data VO Disabled

3494 tbl 09

3494 tbl 10

Truth Table II: Clock Enable Function Table⁽¹⁾

	Inp	Inputs		r Inputs	Register Outputs ⁽⁴⁾		
Operating Mode	CLK ⁽³⁾	CLKEN ⁽²⁾	ADDR	DATAIN	ADDR	DATAOUT	
Load "1"	\uparrow	L	Н	Н	Н	Н	
Load "0"	\uparrow	L	L	L	L	L	
Hold (do nothing)	\uparrow	Н	Х	Х	NC	NC	
	Х	Н	Х	Х	NC	NC	

NOTES:

1. 'H' = HIGH voltage level steady state, 'h' = HIGH voltage level one set-up time prior to the LOW-to-HIGH clock transition, 'L' = LOW voltage level steady state 'l' = LOW voltage level one set-up time prior to the LOW-to-HIGH clock transition, 'X' = Don't care, 'NC' = No change


2. CLKEN = VIL must be clocked in during Power-Up.

3. Control signals are initialted and terminated on the rising edge of the CLK, depending on their input level. When R/W and CE are LOW, a write cycle is initiated on the LOW-to-HIGH transition of the CLK. Termination of a write cycle is done on the next LOW-to-HIGH transistion of the CLK.

4. The register outputs are internal signals from the register inputs being clocked in or disabled by CLKEN.

IDT709149S

Ordering Information



3494 drw

NOTE:

1. Contact your local sales office for industrial temp range for other speeds, packages and powers.

Datasheet Document History

3/8/99:	Initiated datasheet document history						
	Converted to new format						
	Cosmetic and typographical corrections						
	Added additional notes to pin configurations						
6/3/99:	Changed drawing format						
9/1/99:	Removed Preliminary						
11/10/99:	Replaced IDT logo						
5/24/00:	Page 3 Increased storage temperature parameter						
	Clarified TAparameter						
	Page 5 DC Electrical parameters-changed wording from "open" to "disabled"						
	Changed ±200mV to 0mV in notes						
01/24/02:	Page 2 Added date revision for pin configuration						
	Page 3, 4 & 5 Removed Industrial temp footnote from all tables						
	Page 4 Added Industrial temp to 10ns speed in the column heading and values of DC Electrical Characteristics						
	Page 5 Corrected a typo in the column heading of AC Electrical Characteristics						
	Page 5 Added Industrial temp to 10ns speed in the column heading of AC Electrical Characteristics						
	Page 10 Added Industrial temp to 10ns offering in ordering information						
	Pages 1& 10 Replaced ™ logo with ® logo						
01/29/09:	Page 10 Removed "IDT" from orderable part number						

() IDT

CORPORATE HEADQUARTERS 6024 Silver Creek Valley Road San Jose, CA 95138 for SALES: 800-345-7015 or 408-284-8200 fax: 408-284-2775 www.idt.com *for Tech Support:* 408-284-2794 DualPortHelp@idt.com

The IDT logo is a registered trademark of Integrated Device Technology, Inc.