

# STP7NK30Z STF7NK30Z

### N-CHANNEL 300V - 0.80Ω - 5A TO-220/TO-220FP Zener-Protected SuperMESH™MOSFET

#### **Table 1: General Features**

TYPE	$V_{\text{DSS}}$	R <sub>DS(on)</sub>	I <sub>D</sub>	Pw
STP7NK30Z	300 V	< 0.9 Ω	5 A	50 W
STF7NK30Z	300 V	< 0.9 Ω	5 A	20 W

- TYPICAL R<sub>DS</sub>(on) = 0.80 Ω
- EXTREMELY HIGH dv/dt CAPABILITY
- 100% AVALANCHE TESTED
- GATE CHARGE MINIMIZED
- VERY LOW INTRINSIC CAPACITANCES
- VERY GOOD MANUFACTURING REPEATIBILITY


#### DESCRIPTION

The SuperMESH<sup>™</sup> series is obtained through an extreme optimization of ST's well established strip-based PowerMESH<sup>™</sup> layout. In addition to pushing on-resistance significantly down, special care is taken to ensure a very good dv/dt capability for the most demanding applications. Such series complements ST full range of high voltage MOS-FETs including revolutionary MDmesh<sup>™</sup> product


#### **APPLICATIONS**

- HIGH CURRENT, HIGH SPEED SWITCHING
- IDEAL FOR OFF-LINE POWER SUPPLIES, ADAPTORS AND PFC
- LIGHTING

#### Figure 1: Package



#### Figure 2: Internal Schematic Diagram



#### Table 2: Order Codes

SALES TYPE	ES TYPE MARKING PACKAGE		PACKAGING
STF7NK30Z	F7NK30Z	TO-220FP	TUBE
STP7NK30Z	P7NK30Z	TO-220	TUBE

#### **Table 3: Absolute Maximum ratings**

Symbol	Parameter	Valu	Value		
		STP7NK30Z	STF7NK30Z		
V <sub>DS</sub>	Drain-source Voltage (V <sub>GS</sub> = 0)	30	0	V	
V <sub>DGR</sub>	Drain-gate Voltage ( $R_{GS} = 20 \text{ k}\Omega$ )	30	0	V	
V <sub>GS</sub>	Gate- source Voltage	± 3	0	V	
ID	Drain Current (continuous) at $T_C = 25^{\circ}C$ 5 5 (*)				
I <sub>D</sub>	Drain Current (continuous) at T <sub>C</sub> = 100°C	3.2	3.2 (*)	Α	
I <sub>DM</sub> (•)	Drain Current (pulsed)	20	20 (*)	Α	
P <sub>TOT</sub>	Total Dissipation at $T_C = 25^{\circ}C$	50	20	W	
	Derating Factor	0.4	0.16	W/°C	
V <sub>ESD(G-S)</sub>	Gate source ESD(HBM-C=100pF, R=1.5KΩ)	280	0	V	
dv/dt (1)	Peak Diode Recovery voltage slope	4.5		V/ns	
VISO	Insulation Withstand Voltage (DC)	nsulation Withstand Voltage (DC) - 2500			
T <sub>j</sub> T <sub>stg</sub>	Operating Junction Temperature Storage Temperature	-55 to 150 -55 to 150			

(•) Pulse width limited by safe operating area

(1)  $I_{SD} \leq 5.7A$ , di/dt  $\leq 200A/\mu s$ ,  $V_{DD} \leq V_{(BR)DSS}$ ,  $T_j \leq T_{JMAX}$ .

(\*) Limited only by maximum temperature allowed

#### Table 4: Thermal Data

		TO-220	TO-220FP	
Rthj-case	Thermal Resistance Junction-case Max	2.50	6.25	°C/W
Rthj-amb	Thermal Resistance Junction-ambient Max	62.5 °C		°C/W
TI	Maximum Lead Temperature For Soldering Purpose	300		°C

#### **Table 5: Avalanche Characteristics**

Symbol	Parameter	Max Value	Unit
I <sub>AR</sub>	Avalanche Current, Repetitive or Not-Repetitive (pulse width limited by $T_j$ max)	5	A
E <sub>AS</sub>	Single Pulse Avalanche Energy (starting $T_j = 25 \text{ °C}, I_D = I_{AR}, V_{DD} = 50 \text{ V}$ )	130	mJ

#### Table 6: Gate-Source Zener Diode

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
BV <sub>GSO</sub>	Gate-Source Breakdown Voltage	Igs=± 1mA (Open Drain)	30			V

#### PROTECTION FEATURES OF GATE-TO-SOURCE ZENER DIODES

The built-in back-to-back Zener diodes have specifically been designed to enhance not only the device's ESD capability, but also to make them safely absorb possible voltage transients that may occasionally be applied from gate to source. In this respect the Zener voltage is appropriate to achieve an efficient and cost-effective intervention to protect the device's integrity. These integrated Zener diodes thus avoid the usage of external components.

#### ELECTRICAL CHARACTERISTICS (T<sub>CASE</sub> =25°C UNLESS OTHERWISE SPECIFIED) Table 7: On /Off

Symbol	Parameter	Test Conditions		Тур.	Max.	Unit
V <sub>(BR)DSS</sub>	Drain-source Breakdown Voltage	I <sub>D</sub> =1 mA, V <sub>GS</sub> = 0	300			V
I <sub>DSS</sub>	Zero Gate Voltage Drain Current (V <sub>GS</sub> = 0)	V <sub>DS</sub> = Max Rating V <sub>DS</sub> = Max Rating, T <sub>C</sub> = 125 °C			1 50	μΑ μΑ
I <sub>GSS</sub>	Gate-body Leakage Current (V <sub>DS</sub> = 0)	$V_{GS} = \pm 20V$			±10	μA
V <sub>GS(th)</sub>	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_D = 50 \mu A$	3	3.75	4.5	V
R <sub>DS(on)</sub>	Static Drain-source On Resistance	V <sub>GS</sub> = 10V, I <sub>D</sub> = 2.5 A		0.80	0.90	Ω

#### **Table 8: Dynamic**

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
g <sub>fs</sub> (1)	Forward Transconductance	V <sub>DS</sub> =15 V, I <sub>D</sub> = 2.5 A		2.5		S
C <sub>iss</sub> C <sub>oss</sub> C <sub>rss</sub>	Input Capacitance Output Capacitance Reverse Transfer Capacitance	V <sub>DS</sub> = 25V, f = 1 MHz, V <sub>GS</sub> = 0		380 74 15		pF pF pF
C <sub>oss eq.</sub> (3)	Equivalent Output Capacitance	$V_{GS} = 0V, V_{DS} = 0V \text{ to } 400V$		30		pF
<sup>t</sup> d(on) t <sub>r</sub> <sup>t</sup> d(off) t <sub>f</sub>	Turn-on Delay Time Rise Time Turn-off-Delay Time Fall Time	$\label{eq:VD} \begin{array}{l} V_{DD} = 425 \ \text{V}, \ \text{I}_{D} = 2.8 \ \text{A}, \\ R_{G} = 4.7 \ \Omega, \ \text{V}_{GS} = 10 \ \text{V} \\ \text{(see Figure 18)} \end{array}$		11 25 20 10		ns ns ns ns
t <sub>r(Voff)</sub> t <sub>f</sub> t <sub>c</sub>	Off-voltage Rise Time Fall Time Cross-over Time	$\label{eq:VD} \begin{array}{l} V_{DD} = 320 V, \ I_D = 5 A, \\ R_G = 4.7 \Omega, \ V_{GS} = 10 V \\ (see \ Figure \ 17) \end{array}$		8.5 8.5 20		ns ns ns
Q <sub>g</sub> Q <sub>gs</sub> Q <sub>gd</sub>	Total Gate Charge Gate-Source Charge Gate-Drain Charge	$\label{eq:VD} \begin{array}{l} V_{DD} = 320 V, \ I_D = 5 \ A, \\ V_{GS} = 10 V \\ (see \ Figure \ 21) \end{array}$		13 4.5 7.6	17	nC nC nC


#### **Table 9: Source Drain Diode**


Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
I <sub>SD</sub> I <sub>SDM</sub> (2)	Source-drain Current Source-drain Current (pulsed)				5 20	A A
V <sub>SD</sub> (1)	Forward On Voltage	$I_{SD} = 5 \text{ A}, V_{GS} = 0$			1.6	V
t <sub>rr</sub> Q <sub>rr</sub> I <sub>RRM</sub>	Reverse Recovery Time Reverse Recovery Charge Reverse Recovery Current	$I_{SD} = 5 \text{ A}, \text{ di/dt} = 100 \text{A}/\mu \text{s}$ $V_{DD} = 40, T_j = 150^{\circ}\text{C}$ (see Figure 19)		154 716 9.3		ns nC A

(1) Pulsed: Pulse duration =  $300 \ \mu$ s, duty cycle 1.5 %.

(2) Pulse width limited by safe operating area.
(3) C<sub>oss eq.</sub> is defined as a constant equivalent capacitance giving the same charging time as C<sub>oss</sub> when V<sub>DS</sub> increases from 0 to 80% V<sub>DSS</sub>.

#### Figure 3: Safe Operating Area for TO-220










Figure 6: Thermal Impedance for TO-220






Figure 7: Thermal Impedance for TO-220FP



**Figure 8: Transfer Characteristics** 



#### HV17390 grs(S) $V_{DS} = 15V$ 2.5 2 1.5 25°C 1 150°C 0.5 0 0.5 1.0 1.5 2.0 2.5 ID(A)

**Figure 9: Transconductance** 

Figure 10: Gate Charge vs Gate-source Voltage






Figure 11: Normalized Gate Thereshold Voltage vs Temperature



### Figure 12: Static Drain-source On Resistance



**Figure 13: Capacitance Variations** 





Figure 14: Normalized BVDSS vs Temperature



## Figure 15: Normalized On Resistance vs TemperatureS





Figure 16: Source-Drain Diode Forward Characteristics



## Figure 17: Unclamped Inductive Load Test Circuit




Figure 18: Switching Times Test Circuit For Resistive Load





Figure 19: Test Circuit For Inductive Load Switching and Diode Recovery Times



#### Figure 20: Unclamped Inductive Wafeform





Figure 21: Gate Charge Test Circuit




In order to meet environmental requirements, ST offers these devices in ECOPACK® packages. These packages have a Lead-free second level interconnect . The category of second level interconnect is marked on the package and on the inner box label, in compliance with JEDEC Standard JESD97. The maximum ratings related to soldering conditions are also marked on the inner box label. ECOPACK is an ST trademark. ECOPACK specifications are available at: <a href="http://www.st.com">www.st.com</a>


**\_\_\_** 

DIM.		mm.			inch	
	MIN.	TYP	MAX.	MIN.	TYP.	MAX.
А	4.4		4.6	0.173		0.181
В	2.5		2.7	0.098		0.106
D	2.5		2.75	0.098		0.108
E	0.45		0.7	0.017		0.027
F	0.75		1	0.030		0.039
F1	1.15		1.7	0.045		0.067
F2	1.15		1.7	0.045		0.067
G	4.95		5.2	0.195		0.204
G1	2.4		2.7	0.094		0.106
Н	10		10.4	0.393		0.409
L2		16			0.630	
L3	28.6		30.6	1.126		1.204
L4	9.8		10.6	.0385		0.417
L5	2.9		3.6	0.114		0.141
L6	15.9		16.4	0.626		0.645
L7	9		9.3	0.354		0.366
Ø	3		3.2	0.118		0.126





	TO-220 MECHANICAL DATA						
DIM		mm.			inch		
DIM.	MIN.	ТҮР	MAX.	MIN.	TYP.	MAX.	
А	4.40		4.60	0.173		0.181	
b	0.61		0.88	0.024		0.034	
b1	1.15		1.70	0.045		0.066	
С	0.49		0.70	0.019		0.027	
D	15.25		15.75	0.60		0.620	
E	10		10.40	0.393		0.409	
е	2.40		2.70	0.094		0.106	
e1	4.95		5.15	0.194		0.202	
F	1.23		1.32	0.048		0.052	
H1	6.20		6.60	0.244		0.256	
J1	2.40		2.72	0.094		0.107	
L	13		14	0.511		0.551	
L1	3.50		3.93	0.137		0.154	
L20		16.40			0.645		
L30		28.90			1.137		
øP	3.75		3.85	0.147		0.151	
Q	2.65		2.95	0.104		0.116	



#### 220 MECHANICAL DATA TO

**\_\_\_** 

#### Table 10: Revision History

Date	Revision	Description of Changes
10-May-2005	1	New stylesheet
05-Sep-2005	2	Inserted Ecopack indication

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a registered trademark of STMicroelectronics

All other names are the property of their respective owners

© 2005 STMicroelectronics - All Rights Reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

ĹŢ/。