



74VCX163245 Low Voltage 16-Bit Dual Supply Translating Transceiver with 3-STATE Outputs

Features

- Bidirectional interface between busses ranging from 1.65V to 3.6V
- Supports Live Insertion and Withdrawal⁽¹⁾
- Static Drive (I_{OH}/I_{OL})
 - ±24mA @ 3.0V V_{CC}
 - ±18mA @ 2.3V V_{CC}
 - ±6mA @ 1.65V V_{CC}
- Uses patented Quiet Series[™] noise/EMI reduction circuitry
- Functionally compatible with 74 series 16245
- Latchup performance exceeds 300mA
- ESD performance:
 - Human Body Model >2000V
 - Machine model >200V
- Also packaged in plastic Fine-Pitch Ball Grid Array (FBGA)

Note:

 To ensure the high impedance state during power up or power down, OE_n should be tied to V_{CCB} through a pull up resistor. The minimum value of the resistor is determined by the current sourcing capability of the driver.

General Description

The VCX163245 is a dual supply, 16-bit translating transceiver that is designed for 2 way asynchronous communication between busses at different supply voltages by providing true signal translation. The supply rails consist of $V_{\rm CCA}$, which is a higher potential rail operating at 2.3V to 3.6V and $V_{\rm CCB}$, which is the lower potential rail operating at 1.65V to 2.7V. ($V_{\rm CCB}$ must be less than or equal to $V_{\rm CCA}$ for proper device operation). This dual supply design allows for translation from 1.8V to 2.5V busses to busses at a higher potential, up to 3.3V.

The Transmit/Receive (T/ \overline{R}) input determines the direction of data flow. Transmit (active-HIGH) enables data from A Ports to B Ports; Receive (active-LOW) enables data from B Ports to A Ports. The Output Enable (\overline{OE}) input, when HIGH, disables both A and B Ports by placing them in a High-Z condition. The A Port interfaces with the higher voltage bus (2.7V to 3.3V); The B Port interfaces with the lower voltage bus (1.8V to 2.5V). Also the VCX163245 is designed so that the control pins (T/\overline{R}_n , \overline{OE}_n) are supplied by V_{CCB}.

The 74VCX163245 is suitable for mixed voltage applications such as notebook computers using a 1.8V CPU and 3.3V peripheral components. It is fabricated with an Advanced CMOS technology to achieve high speed operation while maintaining low CMOS power dissipation.

Ordering Information

Order Number	Package Number	Package Description
74VCX163245G ⁽²⁾⁽³⁾	BGA54A	54-Ball Fine-Pitch Ball Grid Array (FBGA), JEDEC MO-205, 5.5mm Wide
74VCX163245MTD ⁽³⁾	MTD48	48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide


Notes:

- 2. Ordering code "G" indicates Trays.
- 3. Device also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.


Quiet Series™ is a trademark of Fairchild Semiconductor Corporation.

Connection Diagram

Pin Assignment for TSSOP



Pin Assignment for FBGA



(Top Thru View)


FBGA Pin Assignments

	1	2	3	4	5	6
Α	B ₀	NC	T/R ₁	ŌE ₁	NC	A ₀
В	B ₂	B ₁	NC	NC	A ₁	A ₂
С	B ₄	В3	V _{CCB}	V_{CCA}	A_3	A ₄
D	B ₆	B ₅	GND	GND	A ₅	A ₆
E	B ₈	B ₇	GND	GND	A ₇	A ₈
F	B ₁₀	B ₉	GND	GND	A ₉	A ₁₀
G	B ₁₂	B ₁₁	V _{CCB}	V_{CCA}	A ₁₁	A ₁₂
Н	B ₁₄	B ₁₃	NC	NC	A ₁₃	A ₁₄
J	B ₁₅	NC	T/R ₂	ŌE ₂	NC	A ₁₅

Pin Descriptions

Pin Names	Description
ŌĒn	Output Enable Input (Active LOW)
T/R _n	Transmit/Receive Input
A ₀ -A ₁₅	Side A Inputs or 3-STATE Outputs
B ₀ -B ₁₅	Side B Inputs or 3-STATE Outputs
NC	No Connect

Logic Diagram



Truth Tables

Inputs		
\overline{OE}_1 T/ \overline{R}_1		Outputs
L	L	Bus B ₀ –B ₇ Data to Bus A ₀ –A ₇
L	Н	Bus A ₀ –A ₇ Data to Bus B ₀ –B ₇
Н	Х	HIGH Z State on A ₀ –A ₇ , B ₀ –B ₇

In	puts	
OE ₂	T/R ₂	Outputs
L	L	Bus B ₈ –B ₁₅ Data to Bus A ₈ –A ₁₅
L	Н	Bus A ₈ –A ₁₅ Data to Bus B ₈ –B ₁₅
Н	X	HIGH-Z State on A ₈ -A ₁₅ , B ₈ -B ₁₅

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial (HIGH or LOW, inputs may not float)


Z = High Impedance


VCX163245 Translator Power Up Sequence Recommendations

To guard against power up problems, some simple guidelines need to be adhered to. The VCX163245 is designed so that the control pins $(T/\overline{R}_n, \overline{OE}_n)$ are supplied by V_{CCB} . Therefore the first recommendation is to begin by powering up the control side of the device, V_{CCB} . The \overline{OE}_n control pins should be ramped with or ahead of V_{CCB} , this will guard against bus contentions and oscillations as all A Port and B Port outputs will be disabled. To ensure the high impedance state during power up or power down, \overline{OE}_n should be tied to V_{CCB} through a pull up resistor. The minimum value of the resistor is determined by the current sourcing capability of the driver. Second, the T/\overline{R}_n control pins should be

placed at logic LOW (0V) level, this will ensure that the B-side bus pins are configured as inputs to help guard against bus contention and oscillations. B-side Data Inputs should be driven to a valid logic level (0V or V_{CCB}), this will prevent excessive current draw and oscillations. V_{CCA} can then be powered up after V_{CCB} , however V_{CCA} must be greater than or equal to V_{CCB} to ensure proper device operation. Upon completion of these steps the device can then be configured for the users desired operation. Following these steps will help to prevent possible damage to the translator device as well as other system components.

Logic Diagrams





Please note that these diagrams are provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Absolute Maximum Ratings

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

Symbol	Parameter	Rating
V _{CCA}	Supply Voltage	-0.5V to +4.6V
V _{CCB}		–0.5V to V _{CCA}
VI	DC Input Voltage	-0.5V to +4.6V
V _{I/O}	DC Output Voltage	
	Outputs 3-STATE	-0.5V to +4.6V
	A _n Output Active ⁽⁴⁾	$-0.5V$ to $V_{CCA} + 0.5V$
	B _n Output Active ⁽⁴⁾	-0.5V to V _{CCB} + 0.5V
I _{IK}	DC Input Diode Current, V _I < 0V	-50mA
I _{OK}	DC Output Diode Current	
	V _O < 0V	–50mA
	V _O > V _{CC}	+50mA
I _{OH} /I _{OL}	DC Output Source/Sink Current	±50mA
	DC V _{CC} or Ground Current	±100mA
I _{CC} or Ground	Supply Pin	
T _{STG}	Storage Temperature	−65°C to +150°C

Recommended Operating Conditions⁽⁵⁾

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to absolute maximum ratings.

Symbol	Parameter	Rating
V _{CCA}	Power Supply ⁽⁶⁾	2.3V to 3.6V
V _{CCB}		1.65V to 2.7V
V _I	Input Voltage () @ OE, T/R	0V to V _{CCB}
V _{I/O}	Input/Output Voltage ()	
	A_n	0V to V _{CCA}
	B _n	0V to V _{CCB}
I _{OH} /I _{OL}	Output Current in I _{OH} /I _{OL}	
	$V_{CCA} = 3.0V \text{ to } 3.6V$	±24mA
	V _{CCA} = 2.3V to 2.7V	±18mA
	$V_{CCB} = 2.3V$ to 2.7V	±18mA
	V _{CCB} = 1.65V to 1.95V	±6mA
T _A	Free Air Operating Temperature	–40°C to +85°C
Δt/ΔV	Minimum Input Edge Rate, $V_{IN} = 0.8V$ to 2.0V, $V_{CC} = 3.0V$	10ns/V

Notes:

- 4. In Absolute Maximum Rating must be observed.
- 5. Unused inputs or I/O pins must be held HIGH or LOW. They may not float.
- 6. Operation requires: $V_{CCB} \le V_{CCA}$

DC Electrical Characteristics (1.65V < $V_{CCB} \le 1.95V$, 2.3V < $V_{CCA} \le 2.7V$)

Symbol	Param	eter	V _{CCB} (V)	V _{CCA} (V)	Conditions	Min.	Max.	Units
V _{IHA}	HIGH Level Input	A _n	1.65–1.95	2.3–2.7		1.6		V
V _{IHB}	Voltage	B_n , T/\overline{R} , \overline{OE}	1.65–1.95	2.3–2.7		0.65 x V _{CCB}		V
V _{ILA}	LOW Level Input	A _n	1.65–1.95	2.3–2.7			0.7	V
V _{ILB}	Voltage	B_n , T/\overline{R} , \overline{OE}	1.65–1.95	2.3–2.7			0.35 x V _{CCB}	V
V _{OHA}	HIGH Level Outpu	t Voltage	1.65–1.95	2.3–2.7	$I_{OH} = -100 \mu A$	V _{CCA} - 0.2		V
			1.65	2.3–2.7	I _{OH} = -18mA	1.7		
V _{OHB}	HIGH Level Outpu	t Voltage	1.65–1.95	2.3–2.7	$I_{OH} = -100 \mu A$	V _{CCB} - 0.2		V
			1.65–1.95	2.3	$I_{OH} = -6mA$	1.25		
V _{OLA}	Low Level Output	Voltage	1.65–1.95	2.3–2.7	I _{OL} = 100μA		0.2	V
			1.65	2.3–2.7	I _{OL} = 18mA		0.6	
V _{OLB}	Low Level Output	Voltage	1.65–1.95	2.3–2.7	I _{OL} = 100μA		0.2	V
			1.65–1.95	2.3	I _{OL} = 6mA		0.3	
II	Input Leakage Current @ OE,		1.65–1.95	2.3–2.7	$0V \le V_1 \le 3.6V$		±5.0	μA
I _{OZ}	3-STATE Output L	eakage	1.65–1.95	2.3–2.7	$\begin{aligned} & 0V \leq V_O \leq 3.6V, \\ & \overline{OE} = V_{CCB}, \\ & V_I = V_{IH} \text{ or } V_{IL} \end{aligned}$		±10	μA
I _{OFF}	Power Off Leakage	e Current	0	0	$0 \le (V_I, V_O) \le 3.6V$		10	μA
I _{CCA} /I _{CCB}	Quiescent Supply Current, per supply, V _{CCA} / V _{CCB}		1.65–1.95	2.3–2.7	$A_n = V_{CCA}$ or GND, B_n , \overline{OE} , & $T/\overline{R} = V_{CCB}$ or GND		20	μA
				2.3–2.7	$\begin{split} &V_{CCA} \leq An \leq 3.6V, \\ &V_{CCB} \leq B_n, \overline{OE}, \\ &T/\overline{R} \leq 3.6V \end{split}$		±20	μA
Δl _{CC}	Increase in I _{CC} pe T/R, OE	r Input, B _n ,	1.65–1.95	2.3–2.7	$V_I = V_{CCB} - 0.6V$		750	μA
	Increase in I _{CC} pe	r Input, A _n	1.65–1.95	2.3–2.7	$V_I = V_{CCA} - 0.6V$		750	μA

DC Electrical Characteristics (1.65V < $V_{CCB} \le 1.95V$, 3.0V < $V_{CCA} \le 3.6V$)

Symbol	Parame	eter	V _{CCB} (V)	V _{CCA} (V)	Conditions	Min.	Max.	Units
V _{IHA}	HIGH Level Input	A _n	1.65–1.95	3.0–3.6		2.0		V
V _{IHB}	Voltage	$B_n, T/\overline{R}, \overline{OE}$	1.65–1.95	3.0-3.6		0.65 x V _{CCB}		V
V _{ILA}	LOW Level Input	A _n	1.65–1.95	3.0-3.6			0.8	V
V _{ILB}	Voltage	$B_n, T/\overline{R}, \overline{OE}$	1.65–1.95	3.0–3.6			0.35 x V _{CCB}	V
V _{OHA}	HIGH Level Output	t Voltage	1.65–1.95	3.0-3.6	I _{OH} = -100μA	V _{CCA} - 0.2		V
			1.65	3.0–3.6	$I_{OH} = -24mA$	2.2		
V _{OHB}	HIGH Level Output	t Voltage	1.65–1.95	3.0-3.6	$I_{OH} = -100 \mu A$	V _{CCA} - 0.2		V
			1.65–1.95	3.0	$I_{OH} = -6mA$	1.25		
V _{OLA}	LOW Level Output	Voltage	1.65–1.95	3.0-3.6	I _{OL} = 100μA		0.2	V
			1.65	3.0-3.6	I _{OL} = 24mA		0.55	
V _{OLB}	LOW Level Output	Voltage	1.65–1.95	3.0-3.6	I _{OL} = 100μA		0.2	V
			1.65–1.95	3.0	I _{OL} = 6mA		0.3	
II	Input Leakage Current @ OE,		1.65–1.95	3.0–3.6	$0V \le V_1 \le 3.6V$		±5.0	μA
I _{OZ}	3-STATE Output Le	eakage	1.65–1.95	3.0–3.6	$\begin{aligned} & 0V \leq V_O \leq 3.6V, \\ & \overline{OE} = V_{CCB}, \\ & V_I = V_{IH} \text{ or } V_{IL} \end{aligned}$		±10	μA
I _{OFF}	Power OFF Leakag	ge Current	0	0	$0 \le (V_1, V_0) \le 3.6V$		10	μA
I _{CCA} /I _{CCB}	Quiescent Supply per supply, V _{CCA} /V		1.65–1.95	3.0–3.6	$A_n = V_{CCA}$ or GND, B_n , \overline{OE} , & $T/\overline{R} = V_{CCB}$ or GND		20	μA
			1.65–1.95	3.0–3.6	$\begin{split} &V_{CCA} \leq A_n \leq 3.6V, \\ &V_{CCB} \leq B_n, \overline{OE}, \\ &T/\overline{R} \leq 3.6V \end{split}$		±20	μA
Δl _{CC}	Increase in I _{CC} per T/R, OE,	Input, B _n ,	1.65–1.95	3.0–3.6	$V_I = V_{CCB} - 0.6V$		750	μA
	Increase in I _{CC} per	Input, A _n	1.65–1.95	3.0-3.6	$V_I = V_{CCA} - 0.6V$		750	μA

DC Electrical Characteristics (2.3V < $V_{CCB} \le 2.7V$, $3.0V \le V_{CCA} \le 3.6V$)

Symbol	Parame	eter	V _{CCB} (V)	V _{CCA} (V)	Conditions	Min.	Max.	Units
V _{IHA}	HIGH Level Input	A _n	2.3–2.7	3.0–3.6		2.0		V
V _{IHB}	Voltage	$B_n, T/\overline{R}, \overline{OE}$	2.3–2.7	3.0–3.6		1.6		V
V _{ILA}	LOW Level Input	A _n	2.3–2.7	3.0–3.6			0.8	V
V _{ILB}	Voltage	B_n , T/\overline{R} , \overline{OE}	2.3–2.7	3.0–3.6			0.7	V
V _{OHA}	HIGH Level Output	Voltage	2.3–2.7	3.0–3.6	$I_{OH} = -100 \mu A$	V _{CCA} - 0.2		V
			2.3	3.0–3.6	$I_{OH} = -24mA$	2.2		1
V _{OHB}	HIGH Level Output	Voltage	2.3–2.7	3.0–3.6	$I_{OH} = -100 \mu A$	V _{CCB} - 0.2		V
			2.3–2.7	3.0	$I_{OH} = -18 \text{mA}$	1.7		1
V _{OLA}	LOW Level Output	Voltage	2.3–2.7	3.0–3.6	$I_{OL} = 100 \mu A$		0.2	V
			2.3	3.0–3.6	I _{OL} = 24mA		0.55	1
V _{OLB}	LOW Level Output	Voltage	2.3–2.7	3.0–3.6	$I_{OL} = 100 \mu A$		0.2	V
			2.3–2.7	3.0	I _{OL} = 18mA		0.6	1
II	Input Leakage Cur T/R	rent @ OE,	2.3–2.7	3.0–3.6	$0V \le V_I \le 3.6V$		±5.0	μA
I _{OZ}	3-STATE Output Le	eakage @ A _n	2.3–2.7	3.0–3.6	$\begin{aligned} & 0V \leq V_O \leq 3.6V, \\ & \overline{OE} = V_{CCA}, \\ & V_I = V_{IH} \text{ or } V_{IL} \end{aligned}$		±10	μА
I _{OFF}	Power OFF Leakag	ge Current	0	0	$0 \le (V_I, V_O) \le 3.6V$		10	μA
I _{CCA} /I _{CCB}	Quiescent Supply (per supply, V _{CCA} /V		2.3–2.7	3.0–3.6	$A_n = V_{CCA}$ or GND, B_n , \overline{OE} , & $T/\overline{R} = V_{CCB}$ or GND		20	μА
			2.3–2.7	3.0–3.6	$\begin{split} &V_{CCA} \leq A_n \leq 3.6 V, \\ &V_{CCB} \leq B_n, \ \overline{OE}, \\ &T/\overline{R} \leq 3.6 V \end{split}$		±20	μА
Δl _{CC}	Increase in I _{CC} per T/R, OE	Input, B _n ,	2.3–2.7	3.0–3.6	$V_I = V_{CCB} - 0.6V$		750	μА
	Increase in I _{CC} per	Input, A _n	2.3–2.7	3.0–3.6	$V_I = V_{CCA} - 0.6V$		750	μA

AC Electrical Characteristics

			$T_A = -40$ °C to +85°C, $C_L = 30$ pF, $R_L = 500\Omega$							
			5V to 1.95V, 3V to 2.7V	$V_{CCB} = 1.65$ $V_{CCA} = 3.6$	5V to 1.95V, 0V to 3.6V	$V_{CCB} = 2.3$ $V_{CCA} = 3.0$				
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Units		
t _{PHL} , t _{PLH}	Propagation Delay, A to B	1.5	5.8	1.5	6.2	0.8	4.4	ns		
t _{PHL} , t _{PLH}	Propagation Delay, B to A	0.8	5.5	0.6	5.1	0.6	4.0	ns		
t _{PZL} , t _{PZH}	Output Enable Time, OE to B	1.5	8.3	1.5	8.2	0.8	4.6	ns		
t _{PZL} , t _{PZH}	Output Enable Time, OE to A	0.8	5.3	0.6	5.1	0.6	4.0	ns		
t _{PLZ} , t _{PHZ}	Output Disable Time, OE to B	0.8	4.6	0.8	4.5	0.8	4.4	ns		
t _{PLZ} , t _{PHZ}	Output Disable Time, OE to A	0.8	5.2	0.6	5.6	0.6	4.8	ns		
t _{osHL} , t _{osLH}	Output to Output Skew ⁽⁷⁾		0.05		0.5		0.75	ns		

Note:

7. Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (t_{osHL}) or LOW-to-HIGH (t_{osLH}).

Dynamic Switching Characteristics

Symbol	Parameter	V _{CCB} (V)	V _{CCA} (V)	Conditions	T _A = +25°C Typical	Units	
V _{OLP}	Quiet Output Dynamic	1.8	2.5	$C_L = 30 \text{ pF}, V_{IH} = V_{CC},$	0.25	V	
	Peak V _{OL} , A to B	1.8	3.3	$V_{IL} = 0V$	0.25		
		2.5	3.3		0.6		
V _{OLP}	Quiet Output Dynamic	1.8	2.5	$C_L = 30 \text{ pF}, V_{IH} = V_{CC},$	0.6	V	
	Peak V _{OL} , B to A	1.8	3.3	$V_{IL} = 0V$	0.8		
		2.5	3.3		0.8		
V _{OLV}	Quiet Output Dynamic	1.8	2.5	$C_L = 30 \text{ pF}, V_{IH} = V_{CC},$	-0.25	V	
	Valley V _{OL} , A to B	1.8	3.3	$V_{IL} = 0V$	-0.25		
		2.5	3.3		-0.6		
V _{OLV}	Quiet Output Dynamic	1.8	2.5	$C_L = 30 \text{ pF}, V_{IH} = V_{CC},$	-0.6	V	
	Valley V _{OL} , B to A	1.8	3.3	$V_{IL} = 0V$	-0.8	1	
		2.5	3.3		-0.8		
V _{OHV}	Quiet Output Dynamic	1.8	2.5	$C_L = 30 \text{ pF}, V_{IH} = V_{CC},$	1.3	V	
	Valley V _{OH} , A to B	1.8	3.3	$V_{IL} = 0V$	1.3		
		2.5	3.3		1.7		
V _{OHV}	Quiet Output Dynamic	1.8	2.5	$C_L = 30 \text{ pF}, V_{IH} = V_{CC},$	1.7	V	
	Valley V _{OH} , B to A	1.8	3.3	$V_{IL} = 0V$	2.0		
		2.5	3.3		2.0		

Capacitance

Symbol	Parameter	Conditions	T _A = +25°C	Units
C _{IN}	Input Capacitance	$V_{CCB} = 2.5V$, $V_{CCA} = 3.3V$, $V_{I} = 0V$ or $V_{CCA/B}$	5	pF
C _{I/O}	Input/Output Capacitance	$V_{CCB} = 2.5V$, $V_{CCA} = 3.3V$, $V_{I} = 0V$ or $V_{CCA/B}$	6	pF
C _{PD}	Power Dissipation Capacitance	$V_{CCB} = 2.5V$, $V_{CCA} = 3.3V$, $V_{I} = 0V$ or $V_{CCA/B}$, $f = 10MHz$	20	pF

AC Loading and Waveforms




Figure 1. AC Test Circuit

Test	Switch
t _{PLH} , t _{PHL}	OPEN
t _{PZL} , t _{PLZ}	6V at V_{CC} = 3.3 ±0.3V; V_{CC} x 2 at V_{CC} = 2.5 ± 0.2V; 1.8V ± 0.15V
t _{PZH} , t _{PHZ}	GND




Figure 4. 3-STATE Output Low Enable and Disable Times for Low Voltage Logic $t_R=t_F\leq 2.0\ ns,\,10\%\ to\ 90\%$

DATA IN	X	V _{mi}	V_{CC}GND
	t _{pxx}	t _{pxx}	- GND
DATA OUT	\longrightarrow X	₹ V _{mo}	-

Figure 2. Waveform for Inverting and Non-inverting Functions $t_R = t_F \le 2.0 \text{ ns}, 10\% \text{ to } 90\%$

	V _{cc}		
Symbol	3.3V ± 0.3V	2.5V ± 0.2V	1.8V ± 0.15V
V _{mi}	1.5V	V _{CC} /2	V _{CC} / 2
V_{mo}	1.5V	V _{CC} /2	V _{CC} / 2
V _X	V _{OL} + 0.3V	V _{OL} + 0.15V	V _{OL} + 0.15V
V _Y	V _{OH} – 0.3V	V _{OH} – 0.15V	V _{OH} – 0.15V





Figure 3. 3-STATE Output High Enable and Disable Times for Low Voltage Logic $t_R=t_F\leq 2.0\ ns,\,10\%\ to\ 90\%$

Physical Dimensions

Dimensions are in millimeters unless otherwise noted.



NOTES:

- A. THIS PACKAGE CONFORMS TO JEDEC M0-205
- **B. ALL DIMENSIONS IN MILLIMETERS**
- C. LAND PATTERN RECOMMENDATION: NSMD (Non Solder Mask Defined)
 .35MM DIA PADS WITH A SOLDERMASK OPENING OF .45MM CONCENTRIC TO PADS
- D. DRAWING CONFORMS TO ASME Y14.5M-1994

BGA54ArevD

Figure 5. 54-Ball Fine-Pitch Ball Grid Array (FBGA), JEDEC MO-205, 5.5mm Wide Package Number BGA54A

Physical Dimensions (Continued)

Dimensions are in millimeters unless otherwise noted.




Figure 6. 48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide Package Number MTD48

MTD48REVC





TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACFx® i-Lo™ Power-SPM™ TinyBoost™ Across the board. Around the world.™ PowerTrench® ImpliedDisconnect™ TinyBuck™ ActiveArray[™] IntelliMAX™ Programmable Active Droop™ TinyLogic[®] TINYOPTO™ QFĚT Bottomless™ ISOPLANAR™ Build it Now™ QS™ TinyPower™ MICROCOUPLER™ MicroPak™ QT Optoelectronics™ CoolFET™ TinyWire™ CROSSVOLT™ Quiet Series™ TruTranslation™ MICROWIRE™ $\mathsf{CTL^{\mathsf{TM}}}$ RapidConfigure™ Motion-SPM™ μSerDes™ Current Transfer Logic™ MSX™ RapidConnect™ . UHC® DOME™ MSXPro™ ScalarPump™ UniFET™ E²CMOS™ OCX^{TM} SMART START™ VCX™ EcoSPARK® SPM[®] Wire™ OCXPro™ EnSigna™ STEALTH™

OPTOLOGIC® FACT Quiet Series™ OPTOPLANAR® SuperFET™ FACT[®] PACMAN™ SuperSOT™3 $\mathsf{FAST}^{^{\circledR}}$ PDP-SPM™ SuperSOT™6 FASTr™ РОР™ SuperSOT™8 FPS™ Power220® SyncFET™ FRFET® Power247® ТСМ™

GlobalOptoisolator™ PowerEdge™ The Power Franchise®

GTO™ PowerSaver™

HiSeC™

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

As used herein.

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
- A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild Semiconductor. The datasheet is printed for reference information only.

Rev. I26