- Controlled Baseline

 One Assembly/Test Site, One Fabrication Site
- Extended Temperature Performance of -55°C to 125°C
- Enhanced Diminishing Manufacturing Sources (DMS) Support
- Enhanced Product-Change Notification
- Qualification Pedigree[†]
- EPIC[™] (Enhanced-Performance Implanted CMOS) Process
- Operating Range 2-V to 5.5-V V_{CC}
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)

[†] Component qualification in accordance with JEDEC and industry standards to ensure reliable operation over an extended temperature range. This includes, but is not limited to, Highly Accelerated Stress Test (HAST) or biased 85/85, temperature cycle, autoclave or unbiased HAST, electromigration, bond intermetallic life, and mold compound life. Such qualification testing should not be viewed as justifying use of this component beyond specified performance and environmental limits.

description/ordering information

The SN74AHC74 dual positive-edge-triggered device is a D-type flip-flop.

A low level at the preset (PRE) or clear (CLR) inputs sets or resets the outputs, regardless of the levels of the other inputs. When PRE and CLR are inactive (high), data at the data (D) input meeting the setup time requirements is transferred to the outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not directly related to the rise time of the clock pulse. Following the hold-time interval, data at the D input can be changed without affecting the levels at the outputs.

| TA | PACKAGE‡ | | ORDERABLE PART NUMBER | TOP-SIDE MARKING | |
|----------------|------------|---------------|--------------------------|---------------------|--|
| –55°C to 125°C | SOIC – D | Tape and reel | SN74AHC74MDREP | AHC74MEP | |
| -55 C 10 125 C | TSSOP – PW | Tape and reel | SN74AHC74MPWREP | AHC74EP | |

ORDERING INFORMATION

[‡] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



D OR PW PACKAGE (TOP VIEW) 14 🛛 V_{CC} 1CLR 1D **[**2 13 2CLR 1CLK [] 3 12 🛛 2D 1PRE 4 11 1 2CLK 10 2PRE 1Q 🛛 5 1Q[6 9 2Q GND [7 8 20

SCLS489 - JUNE 2003


Copyright © 2003, Texas Instruments Incorporated

SCLS489 - JUNE 2003

| | FUNCTION TABLE (each flip-flop) | | | | | | | | | |
|-----|------------------------------------|------------|------|----------------|------------------|--|--|--|--|--|
| | INP | Ουτι | PUTS | | | | | | | |
| PRE | CLR | CLK | D | Q | Q | | | | | |
| L | Н | Х | Х | Н | L | | | | | |
| н | L | Х | Х | L | н | | | | | |
| L | L | Х | Х | н† | н† | | | | | |
| н | Н | \uparrow | Н | н | L | | | | | |
| н | Н | \uparrow | L | L | н | | | | | |
| н | Н | L | Х | Q ₀ | \overline{Q}_0 | | | | | |


⁺ This configuration is nonstable; that is, it does not persist when PRE or CLR returns to its inactive (high) level.

logic symbol[‡]



[‡] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram, each flip-flop (positive logic)





SCLS489 - JUNE 2003

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

⁺ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51-7.

recommended operating conditions (see Note 3)

| | | | MIN | MAX | UNIT |
|-----------------------------|------------------------------------|------------------------------|-----------------|------|--------|
| VCC | Supply voltage | | 2 | 5.5 | V |
| | | $V_{CC} = 2 V$ | 1.5 | | |
| VIH | High-level input voltage | V _{CC} = 3 V | 2.1 | | V |
| | | V _{CC} = 5.5 V | 3.85 | | |
| | | $V_{CC} = 2 V$ | | 0.5 | |
| V_{IL} | Low-level input voltage | V _{CC} = 3 V | | 0.9 | V |
| | | V _{CC} = 5.5 V | | 1.65 | |
| VI | Input voltage | | 0 | 5.5 | V |
| VO | Output voltage | | 0 | VCC | V |
| | | V _{CC} = 2 V | | -50 | μA |
| ЮН | High-level output current | V_{CC} = 3.3 V ± 0.3 V | | -4 | ~^^ |
| V _I VO IOH | | $V_{CC} = 5 \ V \pm 0.5 \ V$ | ; = 5 V ± 0.5 V | | mA |
| | | V _{CC} = 2 V | | 50 | μA |
| IOL | Low-level output current | V_{CC} = 3.3 V ± 0.3 V | | 4 | ~^^ |
| | | V_{CC} = 5 V ± 0.5 V | | 8 | mA |
| A+/A1- | Input transition rise or fell rate | $V_{CC} = 3.3 V \pm 0.3 V$ | | 100 | ns/V |
| $\Delta t / \Delta v$ | Input transition rise or fall rate | V_{CC} = 5 V ± 0.5 V | | 20 | 115/ V |
| Т _А | Operating free-air temperature | | -55 | 125 | °C |

NOTE 3: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.



SCLS489 – JUNE 2003

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | TEST CONDITIONS | Vee | Т | ן = 25°C | | MIN | МАХ | UNIT |
|-----------------|--|--------------|------|----------|------|------|-----|------|
| PARAMETER | TEST CONDITIONS | Vcc | MIN | TYP | MAX | | MAX | UNIT |
| | | 2 V | 1.9 | 2 | | 1.9 | | |
| | I _{OH} = -50 μA | 3 V | 2.9 | 3 | | 2.9 | | |
| VOH | | 4.5 V | 4.4 | 4.5 | | 4.4 | | V |
| | I _{OH} = -4 mA | 3 V | 2.58 | | | 2.48 | | |
| | I _{OH} = –8 mA | 4.5 V | 3.94 | | | 3.8 | | |
| | | | | | 0.1 | | 0.1 | |
| | I _{OL} = 50 μA | 3 V | | | 0.1 | | 0.1 | v |
| V _{OL} | | 4.5 V | | | 0.1 | | 0.1 | |
| | I _{OL} = 4 mA | 3 V | | | 0.36 | | 0.5 | |
| | I _{OL} = 8 mA | 4.5 V | | | 0.36 | | 0.5 | |
| lj | $V_{I} = 5.5 \text{ V or GND}$ | 0 V to 5.5 V | | | ±0.1 | | ±1 | μΑ |
| ICC | $V_{I} = V_{CC} \text{ or GND},$ $I_{O} = 0$ | 5.5 V | | | 2 | | 20 | μA |
| Ci | $V_I = V_{CC}$ or GND | 5 V | | 2 | 10 | | | pF |

timing requirements over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 1)

| | | | | | MIN | МАХ | UNIT | |
|-------------------|-------------------------------------|---------------------|-----|-----|--------|------|------|--|
| | | | _ | MAX | IVIIIN | NIGA | UNIT | |
| tw Pulse duration | | PRE or CLR low | 6 | | 7 | | 50 | |
| tw | | CLK | 6 | | 7 | | ns | |
| | Cature time hafers OLK ¹ | Data | 6 | | 7 | | | |
| t _{su} | Setup time before CLK [↑] | PRE or CLR inactive | 5 | | 5 | | ns | |
| th | Hold time, data after CLK1 | | 0.5 | | 0.5 | | ns | |

timing requirements over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

| | | | T _A = 2 | 25°C | MIN | MAX | UNIT |
|-------------------------------|------------------------------------|---------------------|--------------------|------|-----|-------|------|
| | | | MIN MAX | | | INIAA | UNIT |
| t _w Pulse duration | | PRE or CLR low | 5 | | 5 | | 20 |
| tw | | CLK | 5 | | 5 | | ns |
| | Coture time hotors OLK | Data | 5 | | 5 | | 20 |
| t _{su} | Setup time before CLK [↑] | PRE or CLR inactive | 3 | | 3 | | ns |
| t _h | Hold time, data after CLK1 | | 0.5 | | 0.5 | | ns |



SCLS489 – JUNE 2003

switching characteristics over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 1)

| PARAMETER | FROM | то | LOAD | T, | λ = 25°C | ; | MIN | MAX | UNIT |
|------------------|------------|---|--------------------------|-----|----------|------|--------|-------|------|
| FARAMETER | (INPUT) | (OUTPUT) | CAPACITANCE | MIN | TYP | MAX | IVIIIN | IVIAA | UNIT |
| f | | | C _L = 15 pF | 80 | 125 | | 70 | | MHz |
| f _{max} | | | C _L = 50 pF | 50 | 75 | | 45 | | |
| ^t PLH | PRE or CLR | Q or \overline{Q} | C _L = 15 pF | | 7.6 | 12.3 | 1 | 14.5 | ns |
| ^t PHL | PRE OF CLR | Q OF Q | 0L = 13 pr | | 7.6 | 12.3 | 1 | 14.5 | 115 |
| ^t PLH | CLK | Q or \overline{Q} C _L = 15 pF | Ci - 15 pE | | 6.7 | 11.9 | 1 | 14 | ns |
| ^t PHL | ULK | | | 6.7 | 11.9 | 1 | 14 | 115 | |
| ^t PLH | | 0 0 | C _L = 50 pF | | 10.1 | 15.8 | 1 | 18 | ns |
| ^t PHL | PRE or CLR | Q or \overline{Q} $C_{L} = 50 pF$ | 0L = 30 pi | | 10.1 | 15.8 | 1 | 18 | 115 |
| ^t PLH | CLK | Q or \overline{Q} | $C_{\rm L} = 50 \rm pE$ | | 9.2 | 15.4 | 1 | 17.5 | ns |
| ^t PHL | OLK | Q or \overline{Q} $C_{L} = 50 \text{ pF}$ | | | 9.2 | 15.4 | 1 | 17.5 | 115 |

switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

| PARAMETER | FROM TO | | LOAD | Τ, | λ = 25°C | ; | MIN | МАХ | UNIT | |
|------------------|------------|----------------------------------|--------------------------|--------------------------|----------|-----|-------|------|------|----|
| PARAMETER | (INPUT) | (OUTPUT) CAPACITANCE | | MIN | TYP | MAX | WIIIN | WAA | UNIT | |
| 4 | | | C _L = 15 pF | 130 | 170 | | 110 | | MHz | |
| fmax | | | $C_L = 1$ | C _L = 50 pF | 90 | 115 | | 75 | | |
| ^t PLH | | | | | 4.8 | 7.7 | 1 | 9 | ns | |
| ^t PHL | PRE or CLR | Q or \overline{Q} | C _L = 15 pF | | 4.8 | 7.7 | 1 | 9 | 115 | |
| ^t PLH | CLK | Q or \overline{Q} $C_L = 15 p$ | C: = 15 pE | | 4.6 | 7.3 | 1 | 8.5 | ns | |
| ^t PHL | OLK | | | | 4.6 | 7.3 | 1 | 8.5 | 115 | |
| ^t PLH | PRE or CLR | | | $C_{\rm L} = 50 \rm pE$ | | 6.3 | 9.7 | 1 | 11 | ns |
| ^t PHL | PRE of CLR | Q or Q | C _L = 50 pF | | 6.3 | 9.7 | 1 | 11 | 115 | |
| ^t PLH | CLK | Q or Q | $C_{\rm L} = 50 \rm pE$ | | 6.1 | 9.3 | 1 | 10.5 | | |
| ^t PHL | OLK | | C _L = 50 pF | | 6.1 | 9.3 | 1 | 10.5 | ns | |

noise characteristics, V_{CC} = 5 V, C_L = 50 pF, T_A = 25°C (see Note 4)

| | PARAMETER | MIN | MAX | UNIT |
|--------------------|---|-----|------|------|
| VOL(P) | Quiet output, maximum dynamic V _{OL} | | 0.8 | V |
| VOL(V) | Quiet output, minimum dynamic V _{OL} | | -0.8 | V |
| VOH(V) | Quiet output, minimum dynamic V _{OH} | 4.7 | | V |
| V _{IH(D)} | High-level dynamic input voltage | 3.5 | | V |
| V _{IL(D)} | Low-level dynamic input voltage | | 1.5 | V |


NOTE 4: Characteristics are for surface-mount packages only.

operating characteristics, V_{CC} = 5 V, T_A = 25°C

| | PARAMETER | | | TYP | UNIT |
|-----|---------------------------------|----------|-----------|-----|------|
| Cpd | d Power dissipation capacitance | No load, | f = 1 MHz | 32 | pF |



SCLS489 - JUNE 2003



NOTES: A. C₁ includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, Z_O = 50 Ω , t_f \leq 3 ns, t_f \leq 3 ns.

D. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



PACKAGING INFORMATION

| Orderable Device | Status ⁽¹⁾ | Package Type | Package Drawing | Pins | Package Qty | e Eco Plan ⁽²⁾ | Lead/Ball Finish | MSL Peak Temp ⁽³⁾ |
|------------------|-----------------------|-----------------|--------------------|------|----------------|---------------------------|------------------|------------------------------|
| SN74AHC74MDREP | ACTIVE | SOIC | D | 14 | 2500 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| SN74AHC74MPWREP | ACTIVE | TSSOP | PW | 14 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| V62/03652-01XE | ACTIVE | TSSOP | PW | 14 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| V62/03652-01YE | ACTIVE | SOIC | D | 14 | 2500 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN74AHC74-EP :


- Catalog: SN74AHC74
- Military: SN54AHC74

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




| *A | Il dimensions are nominal | | | | | | | | | | | | |
|----|---------------------------|-----------------|--------------------|----|------|--------------------------|--------------------------|---------|---------|---------|------------|-----------|------------------|
| | Device | Package Type | Package Drawing | | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
| | SN74AHC74MDREP | SOIC | D | 14 | 2500 | 330.0 | 16.4 | 6.5 | 9.0 | 2.1 | 8.0 | 16.0 | Q1 |
| | SN74AHC74MPWREP | TSSOP | PW | 14 | 2000 | 330.0 | 12.4 | 7.0 | 5.6 | 1.6 | 8.0 | 12.0 | Q1 |



PACKAGE MATERIALS INFORMATION

5-Nov-2008



*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|-----------------|--------------|-----------------|------|------|-------------|------------|-------------|
| SN74AHC74MDREP | SOIC | D | 14 | 2500 | 333.2 | 345.9 | 28.6 |
| SN74AHC74MPWREP | TSSOP | PW | 14 | 2000 | 346.0 | 346.0 | 29.0 |

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

| Products | | Applications | |
|-----------------------------|------------------------|--------------------|---------------------------|
| Amplifiers | amplifier.ti.com | Audio | www.ti.com/audio |
| Data Converters | dataconverter.ti.com | Automotive | www.ti.com/automotive |
| DSP | dsp.ti.com | Broadband | www.ti.com/broadband |
| Clocks and Timers | www.ti.com/clocks | Digital Control | www.ti.com/digitalcontrol |
| Interface | interface.ti.com | Medical | www.ti.com/medical |
| Logic | logic.ti.com | Military | www.ti.com/military |
| Power Mgmt | power.ti.com | Optical Networking | www.ti.com/opticalnetwork |
| Microcontrollers | microcontroller.ti.com | Security | www.ti.com/security |
| RFID | www.ti-rfid.com | Telephony | www.ti.com/telephony |
| RF/IF and ZigBee® Solutions | www.ti.com/lprf | Video & Imaging | www.ti.com/video |
| | | Wireless | www.ti.com/wireless |

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2008, Texas Instruments Incorporated